Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
|
|
- Eileen Thompson
- 6 years ago
- Views:
Transcription
1 Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I. C. Nam, H. T. Kim, H. S. Park, K. S. Kim, K. H. Kim, J. B. Choi, J. U. Lee, S. W. Kim, G. C. Kang, D. J. Kim, K. S. Min and D. M. Kim School of Electrical Engineering, Kookmin University, Seoul (Received 7 July 2004) The substrate current is a good indicator for the hot-carrier and electrostatic discharge reliability of MOSFETs. However, the observation of the substrate current induced by generated holes from hot-carrier or impact ionization in dark condition does not objectively offer information on the interface states. By using a sub-bandgap optical source (E ph = 0.95 ev, P opt = 5 dbm, λ = 1310 nm), electrons on the traps below the Fermi level (E t < E F and E C E ph E t E C) can be excited to the conduction band and contribute to the substrate current. We modeled and characterized the substrate current under photonic characterization. We used the conventional substrate current model for universality of this analysis and found that it agreed well with experimental results obtained under sub-bandgap optical excitation. PACS numbers: w Keywords: Substrate current, Trap, Interface state, Optical, Photonic I. INTRODUCTION Recently, MOS (metal-oxide-semiconductor) device size has been extremely scaled down to deep submicron without a comparable reduction of supply voltage, which leads to higher electric field near the drain region to generate energetic hot carriers. As a result, the oxide trapping and interface state generation cause degradation of long-term performance and reliability of devices and their integrated circuits [1]. It is well known that the substrate current plays an important role in determining the robustness and hot-carrier reliability of MOSFETs (MOS field effect transistors). So, we investigated the substrate current with and without sub-bandgap (E ph < E g ) optical source which confines excess carriers only from traps (trap-to-band generation), excluding the band-to-band carrier generation. We expect that changes in the substrate current under sub-bandgap optical illumination can be used to characterize the density and distribution of the traps in the MOS systems. where I D is the drain current, l d is the characteristic length of the velocity saturation region, α n is the impact ionization rate, A and B are the ionization constants, and E(y) is the electric field in the channel of MOS- FETs under test. Based on the quasi-two-dimensional approximation, the channel electric field, E(y), is expressed as E(y) = E SAT cosh(y/l d ), where E SAT is the channel electric field at which the carriers reach velocity saturation. E SAT is known to be V/cm for electrons. From Eq. (1), I SUB can be derived as [3] (1) I SUB = I D C(V D ηv Dsat ) ( ) B exp l d, (2) V D ηv Dsat l d = l o + l 1 (V DS V geff ) + l 2 (V DS V geff ) 2, (3) II. SUBSTRATE CURRENT MODEL It is well known that the substrate current (I SUB ) can be obtained from [2] ld ld ( I SUB = I D α n dy = A I D exp B ) dy, 0 dmkim@kookmin.ac.kr; Tel: ; Fax: E(y) V geff = V gs V T o. (4) Characteristic model parameters including C, B, η, l o, l 1 and l 2 are empirical fitting parameters and can be extracted from the experimentally obtained substrate current I SUB. nmos test transistors were fabricated at ISRC (Interuniversity Semiconductor Research Center) by using a 1.5-µm CMOS process. The gate oxide was grown to a thickness of 25 nm. Boron ( 11 B +, 1.5 times cm 2,
2 Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004 Fig. 1. Substrate current (I SUB) versus gate to source voltage (V GS) under dark condition in N-MOSFET 20/2 [µm/µm] ( : experimental substrate current; : calculated substrate current; Table: extracted parameters). Fig. 3. I SUB/I D versus V GS under dark condition ( : experimental I SUB/I D; : generalized I SUB/I D; : calculated I SUB/I D) where a fitting error occurs between calculated I SUB/I D and experimental I SUB/I D. Fig. 2. Substrate current (I SUB) versus gate to source voltage (V GS) under sub-bandgap optical illumination in N- MOSFET 20/2 [µm/µm] ( : experimental substrate current; : generalized substrate current; : calculated substrate current; Table: extracted parameters under dark condition). Fig. 4. I SUB/I D versus V GS under sub-bandgap optical illumination ( : experimental I SUB/I D; : generalized I SUB/I D; : calculated I SUB/I D) where a fitting error occurs between calculated I SUB/I D and experimental I SUB/I D. 40 kev) was implanted for the threshold voltage adjustment, and arsenic ( 75 As +, cm 2, 80 kev) was implanted to form the highly doped n + source and drain. Based on Eq. (2), I SUB is calculated and the parameters are extracted under dark condition as shown in figure 1. The measured substrate current under sub-bandgap optical illumination appears as circles in figure 2. As a result of applying the extracted parameters under dark condition and the measured drain current under subbandgap optical illumination to Eq. (2), the calculated substrate current under sub-bandgap optical illumination appears as triangles in figure 2. Experimental data and calculated data show significant errors, as shown in figure 2. These errors are caused by the exclusion of the average drain-to-substrate leakage current component in the model. Therefore, we should consider the average drain-to-substrate leakage current to adopt a change in the bell-shaped substrate current Fig. 5. I SUB/I D versus V GS with and without subbandgap optical illumination ( : without sub-bandgap optical illumination; : with sub-bandgap optical illumination). under sub-bandgap optical illumination. The modeling result is shown as a solid line in figure 2, and the conventional model including the photonic effect
3 Modeling of the Substrate Current and Characterization of Traps I. C. Nam et al in figure 6. III. DENSITY AND DISTRIBUTION OF THE INTERFACE TRAPS Fig. 6. Substrate current (I SUB) versus gate to source voltage (V GS) under sub-bandgap optical illumination in N- MOSFET 20/2 [µm/µm] ( : experimental substrate current; : calculated substrate current; : generalized substrate current; : ζ-adopted substrate current). can be rewritten as I SUB.gen = I SUB.conv + I AV G.leak, (5) where the average leakage current (I AV G.leak ) is the substrate current before V DS is increased up to the saturation voltage V Dsat. Based on Eq. (5), I SUB /I D is shown in figure 3 (without sub-bandgap optical illumination) and figure 4 (with sub-bandgap optical illumination). However, we note that the correct quantity is not fully considered in the substrate current with sub-bandgap optical illumination, as shown in figure 2. Therefore, we propose a model parameter ζ that is a physics-based empirical fitting parameter. The subbandgap optical energy contributes to an increase of the substrate current and this can be implemented as ηv Dsat under dark condition and ζηv Dsat when the optical effect is included. Based on the physical point of view in the definition of ζ, we may understand that the drain saturation voltage is reduced (ζv Dsat < V Dsat ) under sub-bandgap optical illumination. This also means that the change of the substrate current caused by the gate voltage is also changed by the sub-bandgap illumination, as shown in figure 5. This is because the optical source supplies extra energy to the carriers. The other observation in figure 5 is a change caused by the excitation and contribution of electrons residing on the trap levels below the Fermi level (E t < E F ). Electrons created by sub-bandgap optical illumination [4,5] cause additional impact ionization by higher electric field near the drain region. Thereby, electron-hole pairs are created, and these electron-hole pairs change the peak substrate current and the gate to source voltage at which the peak substrate current appears, as well as the shape of the substrate current on the gate voltage. This implies that the quantitative extraction of interface states is possible with substrate current monitoring under sub-bandgap photonic excitation. The optical substrate current that is denoted as ζ is shown Based on the increased substrate current caused by the excitation of the trap charges, we may regard the MOS- FET (metal-oxide-semiconductor field effect transistor) as a system responding to any given input signal. This system operates as an amplifier within the measurement range, and the multiplication factor (M) of this system depends on the gate and drain biases (V GS and V DS ). First, if we assume that the increase in the substrate current is proportional to the increase in the carrier concentration (any current density can be simply described as J = qnv), the substrate current (I SUB ) as a function of the gate bias (V GS ) under dark condition can be written as I SUB1 (V GS1, V DS1 ) n 1 (V GS1, V DS1 ) M(V GS1, V DS1 ), I SUB2 (V GS2, V DS1 ) n 2 (V GS2, V DS1 ) M(V GS2, V DS1 ), I SUBn (V GSn, V DS1 ) n n (V GSn, V DS1 ) M(V GSn, V DS1 ), (6) and the system response to the increased carriers ( n) can be described as I SUB (V GS, V DS ) (n(v GS, V DS ) + n(v GS, V DS )) M(V GS, V DS ). (7) Based on Eqs. (6) and (7), the substrate currents both with (I SUB.op ) and without (I SUB.dk ) sub-bandgap optical illumination can be modeled by I SUB.dk = I SUB.dk0 M dk (V GS, V DS ), (8) I SUB.op = I SUB.op0 M op (V GS, V DS ), (9) and I SUB.dk0 = A q n dk0 v dk, (10) I SUB.op0 = A q n op0 v op, (11) where A is the area, v dk and v op are the velocity of carriers, and n dk0 and n op0 are the channel carrier concentration under dark condition and sub-bandgap optical illumination, respectively. If the traps are only responsive to photons with subbandgap energy and directly result in the increase of the
4 Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004 under sub-bandgap optical illumination is written as n op0 = n dk0 + n. (12) The normalized multiplication factor M(V GS, V DS ) is derived from M dk (V GS, V DS ) = I SUB.dk (V GS, V DS )/I SUB.dk.MAX, (13) M op (V GS, V DS ) = I SUB.op (V GS, V DS )/I SUB.op.MAX, (14) Fig. 7. Difference between M op and M dk versus gate to source voltage (V GS) under sub-bandgap optical illumination in N-MOSFET 20/2 [µm/µm]. and the difference between M op and M dk is shown in figure 7. From Eq. (8) to Eq. (12), the ratio of the substrate currents (I SUB.op /I SUB.dk ) is written as I SUB.op = I SUB.op0 M op (V GS, V DS ) I SUB.dk I SUB.dk0 M dk (V GS, V DS ) = Aqv op n op0 M op (V GS, V DS ) Aqv dk n dk0 M dk (V GS, V DS ), (15) and, assuming v dk v op, the increase in the carrier density ( n) is modeled by Fig. 8. Photo-responsive energy band. E ph is the energy of a photon under sub-bandgap optical illumination, E is the photo-responsive range, qφ s is the potential at the surface, and qφ f is the potential at the bulk. The gray dot-lined box is the range in which the trap is generated (E t < E F and E C E ph E t E C). carrier concentration, the channel carrier concentration Fig. 9. Distribution of the interface trap density versus trap energy from the valence band. E C 1.12 ev; E i 0.56 ev. n = (I SUB.op/I SUB.dk ) n dk0 M dk (V GS, V DS ) n dk0 M op (V GS, V DS ) M op (V GS, V DS ) [cm 3 ]. (16) The sheet charge Q c is numerically solved by the quasi- 2D approximation [6], and n dk0 is expressed as n dk0 = Q c qt inv [cm 3 ], (17) where t inv is the effective channel thickness. If we assume that n is uniformly distributed within t inv, the twodimensional trap density N it [cm 2 ] is obtained from N it = n t inv [cm 2 ]. (18) Figure 8 shows the photo-responsive energy band. In the energy range ( E) in Figure 8, the trap can
5 Modeling of the Substrate Current and Characterization of Traps I. C. Nam et al be excited with the help of the sub-bandgap optical illumination and the contribution of electrons residing on the trap levels below the Fermi level (E t < E F ) is decreased along the x-axis. The two-dimensional average trap density N it extracted from the substrate current change under sub-bandgap optical illumination is found to be [cm 2 ] in the energy region (2qφ f < E t < E C ). By using Eq. (16), Eq. (17), and Eq. (18), D it is derived as D it = 1 q N it φ surf = 1 q and is shown in figure 9. N it V GS [cm 2 ev 1 ], (19) V GS φ surf ACKNOWLEDGMENTS This work was supported by 2004 Kookmin University Research Initiative Program, and simulation software was provided by IC Design Education Center (IDEC). REFERENCES IV. CONCLUSION In this paper, we investigated the modulation in the substrate current under dark condition and optical illumination with a sub-bandgap optical source (E ph = 0.95 ev, P opt = 5 dbm, λ = 1310 nm). The substrate current under sub-bandgap optical illumination is modeled with both the parameters extracted under dark condition and the model parameter ζ. The distribution of the interface trap density (D it ) [cm 2 ev 1 ] is extracted from the change of the substrate current which is due to optically generated electrons on the traps below the Fermi level (E t < E F and E C E ph E t E C ). [1] C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan and K.W. Terrill, Solid-State Circuits 20, 295 (1985). [2] N. D. Arora and M. S. Sharma, IEEE Trans. Electron Dev. 38, 1392 (1991). [3] W. Li, J. S. Yuan, S. Chetlur, J. Zhou and A. S. Oates, Solid-State Electronics 44, 1985 (2000). [4] S. J. Song, H. T. Kim, S. S. Chi, M. S. Kim, W. S. Chang, S. D. Cho, H. T. Shin, T. E. Kim, H. J. Kang, D. J. Kim and D. M. Kim, J. Korean Phys. Soc. 41, 892 (2002). [5] M. S. Kim, H. T. Kim, S. S. Chi, T. E. Kim, H. T. Shin, K. W. Kang, H. S. Park, D. J. Kim, K. S. Min, D. W. Kang and D. M. Kim, J. Korean Phys. Soc. 43, 873 (2003). [6] Z.-H. Liu, C. Hu, J.-H. Huang, T.-Y. Chan, M.-C. Jeng, P. K. Ko and Y. C. Cheng, IEEE Trans. Electron Dev. 40, 86 (1993).
An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET
Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han
More informationQuarter-micrometre surface and buried channel PMOSFET modelling for circuit simulation
Semicond. Sci. Technol. 11 1996) 1763 1769. Printed in the UK Quarter-micrometre surface and buried channel PMOSFET modelling for circuit simulation Yuhua Cheng, Min-chie Jeng, Zhihong Liu, Kai Chen, Bin
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationLecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002
6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationAnalytic Model for Photo-Response of p-channel MODFET S
Journal of the Korean Physical Society, Vol. 42, February 2003, pp. S642 S646 Analytic Model for Photo-Response of p-channel MODFET S Hwe-Jong Kim, Ilki Han, Won-Jun Choi, Young-Ju Park, Woon-Jo Cho and
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationA Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model
Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationThis article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More informationReduction of Self-heating effect in LDMOS devices
Reduction of Self-heating effect in LDMOS devices T.K.Maiti * and C. K. Maiti ** Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur-721302, India
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationTypical example of the FET: MEtal Semiconductor FET (MESFET)
Typical example of the FET: MEtal Semiconductor FET (MESFET) Conducting channel (RED) is made of highly doped material. The electron concentration in the channel n = the donor impurity concentration N
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationNumerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor
Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor Siddharth Potbhare, a Neil Goldsman, b and Gary Pennington Department of Electrical
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationV t vs. N A at Various T ox
V t vs. N A at Various T ox Threshold Voltage, V t 0.9 0.8 0.7 0.6 0.5 0.4 T ox = 5.5 nm T ox = 5 nm T ox = 6 nm m = 4.35 ev, Q ox = 0; V sb = 0 V 0.3 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 Body Doping, N
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More information6.012 MICROELECTRONIC DEVICES AND CIRCUITS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.012 MICROELECTRONIC DEVICES AND CIRCUITS Answers to Exam 2 Spring 2008 Problem 1: Graded by Prof. Fonstad
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationAS MOSFETS reach nanometer dimensions, power consumption
1 Analytical Model for a Tunnel Field-Effect Transistor Abstract The tunnel field-effect transistor (TFET) is a promising candidate for the succession of the MOSFET at nanometer dimensions. Due to the
More informationGraphene photodetectors with ultra-broadband and high responsivity at room temperature
SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2014.31 Graphene photodetectors with ultra-broadband and high responsivity at room temperature Chang-Hua Liu 1, You-Chia Chang 2, Ted Norris 1.2* and Zhaohui
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationMetal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More informationSupplementary Figure 1. Supplementary Figure 1 Characterization of another locally gated PN junction based on boron
Supplementary Figure 1 Supplementary Figure 1 Characterization of another locally gated PN junction based on boron nitride and few-layer black phosphorus (device S1). (a) Optical micrograph of device S1.
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationSemiconductor Physics and Devices
The pn Junction 1) Charge carriers crossing the junction. 3) Barrier potential Semiconductor Physics and Devices Chapter 8. The pn Junction Diode 2) Formation of positive and negative ions. 4) Formation
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationESE 372 / Spring 2013 / Lecture 5 Metal Oxide Semiconductor Field Effect Transistor
Metal Oxide Semiconductor Field Effect Transistor V G V G 1 Metal Oxide Semiconductor Field Effect Transistor We will need to understand how this current flows through Si What is electric current? 2 Back
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More information