Course on Electrochemical nano-bio-sensing and Bio/CMOS interfaces 13. CMOS architectures for Bio-Sensing
|
|
- Baldric Boyd
- 5 years ago
- Views:
Transcription
1 Course on Electrochemical nano-bio-sensing and Bio/CMOS interfaces 13. CMOS architectures for Bio-Sensing 1
2 Detection Architecture Voltage Follower Analog Adder Analog Shifter Current Amplifier Analog MUX Analog Integrator S.Carrara, EPFL - Lausanne 2
3 CMOS architectures for VLSI in DNA Detection 3
4 CMOS architectures for VLSI in Metabolites Detection 4
5 Detection Architecture V = Vo W R C A I = I(w-c) S.Carrara, EPFL - Lausanne 5
6 Detection Architecture I = 0 V = Vo Voltage Follower W R C Iw Current Amplifier S.Carrara, EPFL - Lausanne 6
7 The basic of Op. Amp. - + VOLTAGE FOLLOWER R Vin + W C TRANSIMPEDANCE AMPLIFIER - S.Carrara, EPFL - Lausanne 7
8 Introduction Potential Control Configuration GROUNDED COUNTER ELECTRODE Operational amplifier features: small bias current ( < pa) high input impedance ( > GΩ) high voltage gain ( > 104) low input offset voltage ( < 10 mv) accuracy stability (wide bandwidth) K.Iniewski. VLSI Circuits for biomedical applications. Artech House, pp Disadvantages: Many components (vulnerable to parameters mismatching) Cork July 12-17, 2009 GROUNDED COUNTER 8 Cristina Boero
9 Ground I = 0 V = Vo Voltage Follower W R C Iw Current Amplifier S.Carrara, EPFL - Lausanne 9
10 Introduction Current Measurement using a TRANSIMPEDANCE AMPLIFIER Advantages: small current can be measured by switching R m both potential and current are referred to ground K.Iniewski. VLSI Circuits for biomedical applications. Artech House, pp GROUNDED WORKING Cork July 12-17, Cristina Boero
11 Ground I = 0 V = Vo Voltage Follower W R C Iw Current Amplifier S.Carrara, EPFL - Lausanne 11
12 Applications in Drugs Monitoring P450 TARGETS CYP cytochromes 2C9 2D6 Drugs priciples Hypoglicemic agents, Angiotensin Blockers, Beta blockers Endogenous metabolic molecuels 2B4 Anti-obesity 3A4,5,7 3B6 HMG CoA Reductase Hinibitors, Anti-arrithmics, Calcium channels blockers Anti-neoplastic agents Anti-neoplastic agents 2C8 Anti-neoplastic agents 4A11 Arachidonic acid 11A1 Cholesterole 3A43 testosterone 12
13 Problem of multi-panel arrays response S1 S1 S1 S2 S1* S1* S1* S2* E1 E2 E3 E3 Bio-sensor Voltammogram Plot Intelligence 13
14 Peak signature from each single Drug D1 D2 D3 It is then possible to distinguish each single drug contribution from peaks in the Voltammogram 14
15 Peaks signature from each single Drug DX300 CP500 - fitting improvement (D) Current (ua) DX CP CP DX Potential (mv) Multiple detection of Cyclophosphamide (CP) and Dextrometorphane (DX) by using P450 3A4 15
16 The Heterotropic Kinetics HETERO ACTIVATION D2 D1 The presence of D2 activates The detection on D1 D2 D1 PARTIAL INHIBITION The presence of D2 inhibits The detection on D1 16
17 Multiple drugs detection: CYP3A4 Inhibition of CP detection CP DX Different amounts of CP and DX result in two very-well defined peaks once detected by P450 3A4 17
18 Multiple drugs detection: CYP2C CYP2C9 + Flurbiprofen 200 M Peak variation upon naproxen addiction Current (A) Activation of FL detection naproxen 0 um naproxen 200 um naproxen 300 um naproxen 400 um naproxen 500 um NP FL Potential vs Ag/AgCl (mv) Naproxen (NP) and Flurbiprofen (FL) also result in two very-well defined peaks once detected by P450 2C9 18
19 Peaks Amplitude is affected by the presence of other drugs Dependence from the other drug concentrations Charging current Faradic currents The Gaussian decomposition in cytochrome P450 based detection has to account for heterotropic kinetics 19
20 Detection Architecture? - + VOLTAGE FOLLOWER R Vin + W C TRANSIMPEDANCE AMPLIFIER - S.Carrara, EPFL - Lausanne 20
21 Input Signal Generation f(t) A I(τ ) T = f ( t) dt = A f(t) t 0 A2 t I(τ ) = T f ( t) dt = A2 > 0 A S.Carrara, EPFL - Lausanne 21
22 Input Signal Generation I (τ ) = f ( t) dt = f (t) t f (t) t = t t S.Carrara, EPFL - Lausanne 22
23 23
24 CMOS front-end demands 1. Precise Current measurements 2. Multiplexing for different molecules 3. Reliability in Temperature 4. Reliability in ph 5. Multiplexing Molecular Detection with T and ph 24
25 1. Precise Current measurements Current-to-frequency converter 25
26 2. Multiplexing for different molecules Different working electrodes are multiplexed to the current-to-frequency converter 26
27 3. Reliability in Temperature 27
28 3. Reliability in Temperature For VLSI, FET Transistor based circuits are more suitable than BJT 28
29 4. Reliability in ph In CV, The peak position is ph dependant 29
30 4. Reliability in ph The Ion-Sensitive FET measure the solution ph 30
31 5. Multiplexing Molecular detection with T and ph The switches also multiplex the T and ph measure 31
32 CMOS architectures for VLSI in DNA Detection 32
33 Electrochemical Interface AVERAGE IONS POSITION Ion planes are formed at the interface when electrodes immersed in solution are polarized 33
34 Electrochemical Interface IONS DISPLACEMENT New IONS POSITION Previous IONS POSITION Ion planes are formed at the interface when electrodes immersed in solution are polarized 34
35 The DNA Detection Principle R ct Applied voltage (e.g. V<0) DNA molecules ELECTRODE C dl C R S A d ELECTRODE Ions displacement Unlabeled ssdna may be detected with capacitance measurements as due to charge displacement 35
36 Current Based Capacitance Measurement (CBCM) I AVG i( t) = I i ( t) = I dc 2 + dc + 1 T / 2 0 C Frequency! T i C ( t) dt I I = 2 dc AVG + CV step THE CAPACITANCE! f Method for a precise Capacitance measurement 36
37 CMOS for CBCM detection The circuit assures the square signal generator, an inverters, and an integrator to calculate the average current 37
38 The Chip Electrodes Layout 38
39 The VLSI Implementation of the Chip (CBCM method) the Chip (CBCM method) (CBCM = Charge Base Capacitance Mode) 39
40 The problem of overlapping signals Ck and Ck_ signals need to be not-overlapping in order to assure the correct square signal generation 40
41 The circuit solution A simple logical circuit and a digital multiplexer assures not-overlapping Ck and Ck_ signals 41
42 The Measurements Set-up The Chip has been mounted onto a PCB for PC remote control and testing 42
43 Liquid Measurement set-up Chip is glued on a PCB Fluidic cell Output PCB pads Bonding wires Two different Chambers 1mmX1mm 43
44 DNA detection in CBCM mode Large differences in C values The chip-by-chip reproducibility has been not so high: the problem is on the chip electrodes cleaning 44
45 DNA detection in CBCM mode Large Standard deviation The reproducibility on the same chip-spot is not so high: here the problem is on the nanoscale aperture in the probes surfaces 45
46 Capacitance vs Frequency The trends of the measured capacitance vs frequency decrease the accuracy of the measurements in CBCM mode 46
47 Frequency to Capacitance Measurement (FTCM) Principle: Frequency To Capacitance Mode V A V out I ref V B V ref V A -V B =V ref V A -V B = -V ref V ref V out T T=f(C)? t t Linear behavior 47
48 T 2RC Current Based Capacitance Measurement (CBCM) t V = RC c( t) Vch arge 1 e T c( ) Vref = Vch arge 1 e 2 T T ( ) = V = RC ref RIref 1 e 2 V ref V ln 1 T = 2RC ln 1 RI RI 2 Vc = ref T = 2 V RC ref ref 1 Method for a precise Capacitance measurement 48
49 49 Method for a precise Capacitance measurement Method for a precise Capacitance measurement The Taylor Series The Taylor Series (3) ) ( ) ( (0) ) ( o x x x f x x x f f x f = ( ) { } x o x x = 1 (2) [ ] [ ] x o x x = ln 1 (2) ln ln x o x + + = ) (2 0
50 Current Based Capacitance Measurement (CBCM) T 2RC ln 1 V = ref RI ref 1 T = 2RC ln 1 1 V RI ref ref 2RC ln 1 + V RI ref ref 2CV I ref ref Method for a precise Capacitance measurement 50
51 Frequency to Capacitance Measurement (FTCM) Principle: Frequency To Capacitance Mode V A V out I ref V B V ref V A -V B =V ref V A -V B = -V ref V ref t V out T = 2RC ln 1-1 V I REF REF R T V REF /I REF R 0 Linear behavior t 51
52 Electrodes Layout 52
53 Chip Architecture (FTCM) 53
54 Measurements Set-up 54
55 Validation Test A test structure has been implemented on chip beside the array to characterize the measurement circuit with discrete test capacitances (10 pf -10 nf) Slope = Intercept = 62 pf σ < 0,3 % Offset is due to parasitic capacitances of cables Meas_CAP (nf) uA 5.18uA 2.49uA Nom_CAP (nf) 55
56 Probes property on FTCM mode Rp decreasing The linearity between the current and the measured frequency is lost at low current if the CMOS/Bio interface is not a perfect capacitor 56
57 Liquid Measurement set-up 57
58 DNA detection in FTCM mode Time stability on the single chip-spot is pour due to nano-scale aperture in the probes surfaces 58
59 DNA detection in FTCM mode In chip spot-by-spot reproducibility is improved due to better cleaning of the spot gold electrodes 59
60 Summary Different detections may be developed to sense different bio-molecules Different modes may be implemented to obtain similar detection on the same bio-molecule VLSI bio-chip development are possible based on quite simple analog building blocks CMOS ASICs are required to be specialized for each single Bio-Sensing Application 60
61 Exercise 1. To design a simple CMOS circuit enabling the detection of the benzphetamine by means of the Cytochrome P450 2B4 powered by carbon nanotubes by using an electrochemical cell with two working electrodes: : the first is for the biodetection and the second is to measure the capacitive current obtained from carbon nanotubes. The final detection signal has to be the difference of the currents from these two working electrodes 61
Course on Electrochemical nano-bio-sensing and Bio/CMOS interfaces 12. CMOS building blocks
Course on Electrochemical nano-bio-sensing and Bio/CMOS interfaces 2. CMOS building blocks S.Carrara, EPFL Lausanne The Motivation 00.000 $ (machinery).000 $ the single µ-array for DNA for Glucose 50 $
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationDesigning Information Devices and Systems I Discussion 8B
EECS 16A Spring 2018 Designing Information Devices and Systems I Discussion 8B 1. Bio-Molecule Detector We ve already seen how to build a bio-molecule detector where bio-molecules change the resistance
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationNAME SID EE42/100 Spring 2013 Final Exam 1
NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationLaboratory-on-chip based sensors Part 2: Capacitive measurements
GBM8320 Dispositifs Médicaux Intelligents Laboratory-on-chip based sensors Part 2: Capacitive measurements Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!!! http://www.cours.polymtl.ca/gbm8320/!
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationEE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER
More informationMixed Analog-Digital VLSI Circuits & Systems Laboratory
CORNELL U N I V E R S I T Y School of Electrical and Computer Engineering Mixed Analog-Digital VLSI Circuits & Systems Laboratory Our research presently revolves around two major themes: Devising new circuit
More informationEE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield
EE 330 Lecture 3 Basic Concepts Feature Sizes, Manufacturing Costs, and Yield Review from Last Time Analog Flow VLSI Design Flow Summary System Description Circuit Design (Schematic) SPICE Simulation Simulation
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationE40M Review - Part 1
E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More information3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]
Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationSC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference
19-1862; Rev 4; 1/7 SC7, 1.6V, Nanopower, Beyond-the-Rails General Description The nanopower comparators in space-saving SC7 packages feature Beyond-the- Rails inputs and are guaranteed to operate down
More informationEE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield
EE 330 Lecture 3 Basic Concepts Feature Sizes, Manufacturing Costs, and Yield Review from Last Time Analog Flow VLSI Design Flow Summary System Description Circuit Design (Schematic) SPICE Simulation Simulation
More informationPHYS225 Lecture 9. Electronic Circuits
PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current
More information3/24/11. Introduction! Electrogenic cell
March 2011 Introduction Electrogenic cell Electrode/electrolyte interface Electrical double layer Half-cell potential Polarization Electrode equivalent circuits Biopotential electrodes Body surface electrodes
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationCHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE
CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1
Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM
106 SOUTH AFRICAN INSTITUTE OF ELECTRICAL ENGINEERS Vol.101(3) September 2010 ERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM S. Nihtianov* and X. Guo* # *
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationBiosensors and Instrumentation: Tutorial 2
Biosensors and Instrumentation: Tutorial 2. One of the most straightforward methods of monitoring temperature is to use the thermal variation of a resistor... Suggest a possible problem with the use of
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationLecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationCapacitors are devices which can store electric charge. They have many applications in electronic circuits. They include:
CAPACITORS Capacitors are devices which can store electric charge They have many applications in electronic circuits They include: forming timing elements, waveform shaping, limiting current in AC circuits
More informationCIRCUIT ELEMENT: CAPACITOR
CIRCUIT ELEMENT: CAPACITOR PROF. SIRIPONG POTISUK ELEC 308 Types of Circuit Elements Two broad types of circuit elements Ati Active elements -capable of generating electric energy from nonelectric energy
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationAccurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling
Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling Li Ding and Pinaki Mazumder Department of Electrical Engineering and Computer Science The University of Michigan,
More informationManual ph Probe & Oxidation Reduction Potential Probe Models 6528A and 6528B
Manual ph Probe & Oxidation Reduction Potential Probe Models 6528A and 6528B Revision History File name / Revision Date Authors Previous version BX 2004 RS/ JH Unidata Manual - 6528 ph and ORP Sensors
More informationSupplementary Information
Supplementary Information Supplementary Figure 1 Raman spectroscopy of CVD graphene on SiO 2 /Si substrate. Integrated Raman intensity maps of D, G, 2D peaks, scanned across the same graphene area. Scale
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationSwitch or amplifies f. Capacitor i. Capacitance is measured in micro/pico farads ii. Filters frequencies iii. Stores electrical energy
Applied Science Study Guide By Patton and Zahen 1. Relationships between Science and Technology a. Circuits are a relationship between Science and technology because the power within a current comes from
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationEE40 Midterm Review Prof. Nathan Cheung
EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on
More informationDevelopment of a Silicon PIN Diode X-Ray Detector
1 E-mail: jkabramov@gmail.com \ Chonghan Liu E-mail: kent@smu.edu Tiankuan Liu E-mail: liu@smu.edu Jingbo Ye E-mail: yejb@smu.edu Xiandong Zhao E-mail: xiandongz@smu.edu X-ray detectors currently on the
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationExperiment FT1: Measurement of Dielectric Constant
Experiment FT1: Measurement of Dielectric Constant Name: ID: 1. Objective: (i) To measure the dielectric constant of paper and plastic film. (ii) To examine the energy storage capacity of a practical capacitor.
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationCapacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009
Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive
More informationOperational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741
(Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics
More information14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity
More informationS No. Questions Bloom s Taxonomy Level UNIT-I
GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationVLSI. Faculty. Srikanth
J.B. Institute of Engineering & Technology Department of CSE COURSE FILE VLSI Faculty Srikanth J.B. Institute of Engineering & Technology Department of CSE SYLLABUS Subject Name: VLSI Subject Code: VLSI
More information6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson
First, let s take a moment to further explore device matching for current mirrors: I R I 0 Q 1 Q 2 and ask what happens when Q 1 and Q 2 operate at different temperatures. It turns out that grinding through
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationPower Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology
Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology Abstract Larry Smith, Raymond Anderson, Doug Forehand, Tom Pelc, Tanmoy Roy Sun Microsystems, Inc. MS MPK15-103
More informationDuring such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge.
Q1 (a) If we apply a positive (negative) voltage step to a p-type (n-type) MOS capacitor, which is sufficient to generate an inversion layer at equilibrium, there is a time interval, after the step, when
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)
ENGR400 Test S Fall 005 ENGR400 Fall 005 Test S Name solution Section uestion (5 points) uestion (5 points) uestion (5 points) uestion 4 (5 points) Total (00 points): Please do not write on the crib sheets.
More informationHrudya Nair. COBDEN RESEARCH GROUP Nanodevice Physics Lab CAPACITOR BRIDGE
Hrudya Nair COBDEN RESEARCH GROUP Nanodevice Physics Lab CAPACITOR BRIDGE Overview: In this lab students will learn to measure the capacitance of an unknown capacitor by building a capacitor bridge circuit
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationLecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics
Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance
More informationDetermining Characteristic Impedance and Velocity of Propagation by Measuring the Distributed Capacitance and Inductance of a Line
Exercise 2-1 Determining Characteristic Impedance and Velocity EXERCISE OBJECTIVES Upon completion of this exercise, you will know how to measure the distributed capacitance and distributed inductance
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More informationThe Sensitivity Limits of Nanowire Biosensors
The Sensitivity Limits of Nanowire Biosensors Xuan Gao Dept of Chemistry and Chemical Biology, Harvard University Jan. 15 th, 2007 Texas A&M University Why Nano for Bio-detection? Protein/DNA Virus Cell
More informationINSTRUMENTAL ENGINEERING
INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section
More informationSchmitt-Trigger Inverter/ CMOS Logic Level Shifter
Schmitt-Trigger Inverter/ CMOS Logic Level Shifter with LSTTL Compatible Inputs The is a single gate CMOS Schmitt trigger inverter fabricated with silicon gate CMOS technology. It achieves high speed operation
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationFundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3. Technology
Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3 Technology January 019 Texas A&M University 1 Spring, 019 Well-Diffusion Resistor Example shows two long resistors for K range Alternatively, serpentine
More informationVI. EIS STUDIES LEAD NANOPOWDER
VI. EIS STUDIES LEAD NANOPOWDER 74 26. EIS Studies of Pb nanospheres Impedance (valid for both DC and AC), a complex resistance occurs when current flows through a circuit (composed of various resistors,
More informationDAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017
* PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edge-triggered Registers L13 Memory 1 General Table Lookup Synthesis
More informationEE C245 ME C218 Introduction to MEMS Design
EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 6: Output
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationOPAMPs I: The Ideal Case
I: The Ideal Case The basic composition of an operational amplifier (OPAMP) includes a high gain differential amplifier, followed by a second high gain amplifier, followed by a unity gain, low impedance,
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More information