Runtime Analysis of 4 VA HiCuM Versions with and without Internal Solver
|
|
|
- Cecilia Burns
- 5 years ago
- Views:
Transcription
1 Runtime Analysis of 4 VA HiCuM Versions with and without Internal Solver Didier Céli, Jean Remy 28 th ArbeitsKreis Bipolar - Letter Session Unterpremstaetten, Austria, November 5/6, 215 dm23a.15
2 Outline 1/2 Purpose HiCuM versions and simulator used Results Comments Summary Acknowledgement References
3 Purpose 2/2 Evaluation of HiCuM/L2 VA codes with and without internal loop for solving the transfer current DC, AC and CML ring-oscillator simulations Accuracy Runtime
4 HiCuM revision and simulator 3/2 Tested HiCuM revisions (VA code*) HiCuM revision Comments HiCuM/L2 Production version HiCuM/l2 Last HiCUM revison. Beta version under evaluation [1] HiCuM/L2 v2.4 HiCuM/L2 *.OP variables computation not activated in VA code (in fact low impact on runtime) Simulations with ELDO ams15.3 HiCuM without internal solver, proposed by TUD [2] with the help of 2 additionnal internal nodes. Not approved by CMC HiCuM subcommittee. No runtime improvement. HiCuM without internal solver, proposed by Z. Huszka (AMS) [3] with the help of 1 additionnal internal node. Notation Best case in blue Worst case in red
5 DC and AC simulations (1/2) 4/2 Comparison between HiCuM/L2 and HiCuM/L2 SH = 1 and NQS =1 Gummel 27 C V BE (V) V BC (V) Number of points CPU time CPU time -1 to 1.1V step.1v.6,.25,, s 5ms 15s 43ms I C, I B, I SUB [A] V BC =.6V I C V2.33 I B V2.33 I SUB V2.33 I C V2.4Z I B V2.4Z I SUB V2.4Z I C, I B, I SUB [A] V BC = V I C V2.33 I B V2.33 I SUB V2.33 I C V2.4Z I B V2.4Z I SUB V2.4Z V BE [V] V BE [V] I C, I B, I SUB [A] V BC = -.8V I C V2.33 I B V2.33 I SUB V2.33 I C V2.4Z I B V2.4Z I SUB V2.4Z Some discrepancies on the collector current between and in the breakdown region (V BC = -.8V) V BE [V]
6 DC and AC simulations (2/2) 5/2 f T 27 C (SH = 1 and NQS =1) V BE (V) V BC (V) Number of points CPU time CPU time.6 to 1.1V step.1v.6,.25,, s 62ms 1s 47ms T = 27 o C V BC =.6V V2.33 V BC =.6V V2.4Z V BC =.V V2.33 V BC =.V V2.4Z V BC =-.5V V2.33 V BC =-.5V V2.4Z f T [GHz] Comments V BE [V] Same accuracy between the 2 versions (excepted near and after BV CE ) CPU time too small to see a real difference between the 2 versions Test on ring oscillator for more realistic results
7 CML ring oscillator 6/2 Simulations at 25 C of CML ring-oscillator of 21 gates at 3 densities of current by keeping the logic swing constant and equal to 5mV Before the f T peak (I C = 1.4 ma) At the f T peak (I C = 8.5 ma) After the f T peak (I C = 23 ma) Simulations done with and without self-heating (SH) f T Simulations done with and without non-quasi-static effects (NQS) I C [ma] Simulations executed using single threading (32-bit) and on the same operating system (Linux) RedHat bit 3.3 GHz Simulations executed using the default simulator options Netlists are available on request (salim.elghouli@st.com)
8 SH = and NQS = 7/2 Results Tail Current Parameter HiCuM/L2 HiCuM/L2 HiCuM/L2 v2.4 HiCuM/L2 Number of Newton Iterations I C = 1.4 ma I C = 8.5 ma I C = 23 ma Number of accepted Time Steps Elapsed CPU time 5mn 3s 6mn 19s 4mn 54s 4mn 18s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 15mn 43s 16mn 53s 29mn 49s 43mn 19s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 18mn 1s 18mn 46s 27mn 34s 58mn 36s Period of the CML Ring (ps) V2.34 V2.33 V2.4
9 SH = and NQS = 8/2 Waveforms IC = 1.4 ma All versions give the same results.1 I C = 1.4 ma v IC = 8.5 ma and give similar results v2.4 and give similar results but different than and Explanations? I C = 8.5 ma v IC = 23mA and give similar results v2.4 and give different results and different than and Explanations? I C = 23 ma v
10 SH = and NQS =1 9/2 Results Tail Current Parameter HiCuM/L2 HiCuM/L2 HiCuM/L2 v2.4 HiCuM/L2 Number of Newton Iterations I C = 1.4 ma I C = 8.5 ma I C = 23 ma Number of accepted Time Steps Elapsed CPU time 6mn 28s 6mn 2s 4mn 21s 6mn 2s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 51mn 35s 31mn 36s 32mn 15s 1h 14mn 52s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 1h 12mn 36s 49mn 25s 5mn 27s 2h 23mn 35s Period of the CML Ring (ps) V2.4 V2.34 V2.33
11 SH = and NQS =1 1/2 Waveforms IC = 1.4 ma All versions give the same results.1 I C = 1.4 ma v IC = 8.5 ma and give similar results v2.4 and give similar results but different than and Explanations? I C = 8.5 ma v IC = 23mA All versions give different results Explanations? Output Voiltage [V] I C = 23 ma v
12 SH = 1 and NQS = 11/2 Results Current Tail Parameter HiCuM/L2 HiCuM/L2 HiCuM/L2 v2.4 HiCuM/L2 Number of Newton Iterations I C = 1.4 ma I C = 8.5 ma I C = 23 ma Number of accepted Time Steps Elapsed CPU time 6mn 17s 7mn 38s 5mn s 4mn 17s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 17mn 1s 16mn 43s 28mn 46s 43mn 18s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 17mn 56s 18mn 25s 24mn 23s 1h 3mn 57s Period of the CML Ring (ps) V2.34 V2.33 V2.4
13 SH = 1 and NQS = 12/2 Waveforms IC = 1.4 ma All versions give the same results.1 I C = 1.4 ma v IC = 8.5 ma and give similar results v2.4 and give different results and different than and Explanations? I C = 8.5 ma v IC = 23mA and give similar results v2.4 and give different results and different than and Explanations? I C = 8.5 ma v
14 SH = 1 and NQS =1 13/2 Results Current Tail Parameter HiCuM/L2 HiCuM/L2 HiCuM/L2 v2.4 HiCuM/L2 Number of Newton Iterations I C = 1.4 ma I C = 8.5 ma I C = 23 ma Number of accepted Time Steps Elapsed CPU time 6mn 14s 5mn 58s 5mn 12s 6mn 33s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 33mn 47s 31mn 13s 33mn 1s 1h 13mn 21s Period of the CML Ring (ps) Number of Newton Iterations Number of accepted Time Steps Elapsed CPU time 57mn 28s 44mn 41s 5mn 23s 2h 3mn 4s Period of the CML Ring (ps) V2.33 V2.34 V2.4
15 SH = 1 and NQS =1 14/2 Waveforms IC = 1.4 ma All versions give the same results.1 I C = 1.4 ma v IC = 8.5 ma All versions give different results Explanations? I C = 8.5 ma v IC = 23mA All versions give different results Explanations? I C = 23 ma v
16 Impact of SH and NQS on waveforms 15/2 HiCuM/L2 IC = 1.4 ma No impact of SH and NQS on the waveforms.1 I C = 1.4 ma SHNQS SH1NQS SHNQS1 SH1NQS IC = 8.5 ma No impact of the SH on the waveforms NQS effects impact the waveforms I C = 8.5 ma SHNQS SH1NQS SHNQS1 SH1NQS1 -.4 IC = 23mA No impact of the SH on the waveforms NQS effects impact the waveforms I C = 23 ma SHNQS SH1NQS SHNQS1 SH1NQS
17 Comments (1/2) 16/2 CML ring oscillator waveforms are not strictly identical for all versions. Their differences depend on the current density and are worst if NQS effects are on. Explanation? Best results (runtime) are obtained with the transfer current solver coded inside HiCuM VA code Similar runtime between and (both version with internal solver) Despite the lower nodes number, (-1) used in to solve, by the simulator, the transfer current, there is no CPU time improvement (and iterations number) in comparison with v2.4. Why? At low current (I C = 1.4 ma), all HiCuM versions have the same runtime whatever SH ( or 1) and NQS ( or 1)
18 Comments (2/2) 17/2 At medium current (I C = 8.5 ma) and high current (I C = 23 ma), the runtime increases strongly for all HiCuM versions and more when the solver is outside the model, the worst case being HiCuM. Why? Is it due to the internal solver or the complexity of HICUM equations and derivatives? At medium current (I C = 8.5 ma) and high current (I C = 23 ma), NQS have a strong impact on the runtime (increase) for all HiCuM revisions. In the opposite, the SH has a lower or negligible effect. Why? Number of external nodes to solve NQS effect? Complexity of the HiCuM formulations and derivatives? What is responsible of the increase of HiCuM runtime at high currents? Is it due to the internal solver? Is it due to the HiCuM equations and derivatives? Is it due to the non optimized C code generated by VA compilers? How to explain the impact of NQS effects On runtime On the difference of the waveforms between model version?
19 Summary 18/2 Whatever the proposed solution (TuD or AMS), to remove the internal loop for solving the transfer current, no improvement of the runtime. Using a CML ring oscillator as test bench, shows that the runtime is strongly degraded at density of currents around and after the f T peak and by the activation of NQS effects Explanation? Possible improvements? Any for further investigation (if needed)?
20 Acknowledgement 19/2 to Zoltan Huszka (AMS) for providing the VA code with a new proposal for removing the internal loop of HiCuM/L2 [3]
21 References 2/2 [1] M. Schröter, A. Pawlak, HiCuM/L2 - Release Notes, August 215. [2] M. Schröter, A. Pawlak, HiCuM/L2 - Productization and Support, Q2 CMC Meeting, June 215. [3] Z. Huszka, Reduction the Computational Cost of HiCuM/L2 at Invariant Node Count, 28 th ArbeitsKreis Bipolar, AMS, November 215.
About Modeling the Reverse Early Effect in HICUM Level 0
About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,
Status of HICUM/L2 Model
Status of HICUM/L2 Model A. Pawlak 1), M. Schröter 1),2), A. Mukherjee 1) 1) CEDIC, University of Technology Dresden, Germany 2) Dept. of Electrical and Computer Engin., University of Calif. at San Diego,
Investigation of New Bipolar Geometry Scaling Laws
Investigation of New Bipolar Geometry Scaling Laws D. CELI 20 th Bipolar Arbeitskreis Munich, October 2007 Purpose Robust and high-performance RF circuit design need optimization of transistors. Therefore
Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009
HICUM/L0 v1.2: Application to Millimeter Wave Devices Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009 Outline Purpose ariation of reverse Early effect with the evolution of technologies
HICUM release status and development update L2 and L0
HICUM release status and development update L2 and L0 M. Schröter, A. Pawlak 17th HICUM Workshop Munich, Germany May 29th, 2017 Contents HICUM/L2 in a nutshell Release of HICUM/L2 version 2.4.0 Strong
A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics
A Novel Method for Transit Time Parameter Extraction Taking into Account the Coupling Between DC and AC Characteristics Dominique BEGE and Didier CELI STMicroelectronics, 850, rue jean Monnet F-38926 Cedex
Transistor's self-und mutual heating and its impact on circuit performance
Transistor's self-und mutual heating and its impact on circuit performance M. Weiß, S. Fregonese, C. Maneux, T. Zimmer 26 th BipAk, 15 November 2013, Frankfurt Oder, Germany Outline 1. Motivation. Research
Working Group Bipolar (Tr..)
Department of Electrical Engineering and Information Technology Institute of Circuits and Systems Chair for Electron Devices and Integrated Circuits Working Group Bipolar (Tr..) I T parameter extraction
Problem. Problem Given a dictionary and a word. Which page (if any) contains the given word? 3 / 26
Binary Search Introduction Problem Problem Given a dictionary and a word. Which page (if any) contains the given word? 3 / 26 Strategy 1: Random Search Randomly select a page until the page containing
Accurate transit time determination and. transfer current parameter extraction
Accurate transit time determination and transfer current parameter extraction T. Rosenbaum, A. Pawlak, J. Krause, M. Schröter Chair for Electron Devices and Integrated Circuits (CEDIC) University of Technology
2 nd International HICUM user s meeting
2 nd International HICUM user s meeting Monterey, September 22 D. Berger, D. Céli, T. Burdeau STMicroelectronics,, France esults HICUM status in ST Implementation of HICUM model equation in an in-house
Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration
Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics,
A new transit time extraction algorithm based on matrix deembedding techniques
27 A new transit time extraction algorithm based on matrix deembedding techniques C. Raya, N. Kauffmann, D. Celi, T. Zimmer State of art Method Result Introduction T F importance: - T F physical information
Non-standard geometry scaling effects
Non-standard geometry scaling effects S. Lehmann 1), M. Schröter 1),2), J. Krause 1), A. Pawlak 1) 1) Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany 2) ECE Dept., University
Semiconductor Device Simulation
motivation and target applications compact model development under conditions relevant for circuit design development of test structures and measurement methods (fast) predicting device performance and
****** bjt model parameters tnom= temp= *****
****** HSPICE H 2013.03 64 BIT (Feb 27 2013) RHEL64 ****** Copyright (C) 2013 Synopsys, Inc. All Rights Reserved. Unpublished rights reserved under US copyright laws. This program is protected by law and
UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement
UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement Wuxi Li, Meng Li, Jiajun Wang, and David Z. Pan University of Texas at Austin wuxili@utexas.edu November 14, 2017 UT DA Wuxi Li
TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions
TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis München, Germany, November
HICUM Parameter Extraction Methodology for a Single Transistor Geometry
HICUM Parameter Extraction Methodology for a Single Transistor Geometry D. Berger, D. Céli, M. Schröter 2, M. Malorny 2, T. Zimmer 3, B. Ardouin 3 STMicroelectronics,, France 2 Chair for Electron Devices
Regional Approach Methods for SiGe HBT compact modeling
Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits,
BEOL-investigation on selfheating and SOA of SiGe HBT
BEOL-investigation on selfheating and SOA of SiGe HBT Rosario D Esposito, Sebastien Fregonese, Thomas Zimmer To cite this version: Rosario D Esposito, Sebastien Fregonese, Thomas Zimmer. BEOL-investigation
Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements
Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements P. Sakalas $,#, A. Pawlak $, M. Schroter $ $ CEDIC, Technische Universität Dresden, Mommsenstrasse 13, Germany # FRLab. Semiconductor
Homework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
THE UNIVERSITY OF MICHIGAN. Faster Static Timing Analysis via Bus Compression
Faster Static Timing Analysis via Bus Compression by David Van Campenhout and Trevor Mudge CSE-TR-285-96 THE UNIVERSITY OF MICHIGAN Computer Science and Engineering Division Department of Electrical Engineering
CHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY
15 CHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY In this chapter TCAD and the various modules available in the TCAD simulator have been discussed. The simulation methodologies to extract
Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31
Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31 A. Pawlak, M. Schroter, A. Mukherjee, J. Krause Chair for Electron Devices and Integrated Circuits (CEDIC) Technische Universität Dresden, Germany pawlak@iee.et.tu-dresden.de,
VLSI Design, Fall Logical Effort. Jacob Abraham
6. Logical Effort 6. Logical Effort Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 207 September 20, 207 ECE Department, University of
EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary
EECS50 - Digital Design Lecture - Shifters & Counters February 24, 2003 John Wawrzynek Spring 2005 EECS50 - Lec-counters Page Register Summary All registers (this semester) based on Flip-flops: q 3 q 2
Direct Self-Consistent Field Computations on GPU Clusters
Direct Self-Consistent Field Computations on GPU Clusters Guochun Shi, Volodymyr Kindratenko National Center for Supercomputing Applications University of Illinois at UrbanaChampaign Ivan Ufimtsev, Todd
HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model
HICUM HICUM / L2 A geometry scalable physics-based compact bipolar transistor model M. Schroter, A. Pawlak, A. Mukherjee Documentation of model version 2.32 August, 2013 M. Schroter 16/5/14 1 HICUM List
University of Pittsburgh
University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:
Measuring Goodness of an Algorithm. Asymptotic Analysis of Algorithms. Measuring Efficiency of an Algorithm. Algorithm and Data Structure
Measuring Goodness of an Algorithm Asymptotic Analysis of Algorithms EECS2030 B: Advanced Object Oriented Programming Fall 2018 CHEN-WEI WANG 1. Correctness : Does the algorithm produce the expected output?
c. VH: Heating voltage between the collector and emitter.
TERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS (DELTA GATE-EMITTER ON VOLTAGE METOD) 1. Purpose. The purpose of this test method is to measure the thermal impedance of the IGBT under
What happens to the value of the expression x + y every time we execute this loop? while x>0 do ( y := y+z ; x := x:= x z )
Starter Questions Feel free to discuss these with your neighbour: Consider two states s 1 and s 2 such that s 1, x := x + 1 s 2 If predicate P (x = y + 1) is true for s 2 then what does that tell us about
Reducing Noisy-Neighbor Impact with a Fuzzy Affinity- Aware Scheduler
Reducing Noisy-Neighbor Impact with a Fuzzy Affinity- Aware Scheduler L U I S T O M Á S A N D J O H A N T O R D S S O N D E PA R T M E N T O F C O M P U T I N G S C I E N C E U M E Å U N I V E R S I T
EEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject
On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject Aleksandar Tasic QCT - Analog/RF Group Qualcomm Incorporated, San Diego A. Tasic 9 1 Outline Spectral Analysis
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques
MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word
Technology Computer Aided Design (TCAD) Laboratory. Lecture 2, A simulation primer
Technology Computer Aided Design (TCAD) Laboratory Lecture 2, A simulation primer [Source: Synopsys] Giovanni Betti Beneventi E-mail: gbbeneventi@arces.unibo.it ; giobettibeneventi@gmail.com Office: Engineering
Physics lab Hooke s Law and Pendulums
Name: Date: Physics lab Hooke s Law and Pendulums Part A: Hooke s Law Introduction Hooke s Law explains the relationship between the force exerted on a spring, the stretch of the string, and the spring
Parallelization of the QC-lib Quantum Computer Simulator Library
Parallelization of the QC-lib Quantum Computer Simulator Library Ian Glendinning and Bernhard Ömer September 9, 23 PPAM 23 1 Ian Glendinning / September 9, 23 Outline Introduction Quantum Bits, Registers
RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
Examination paper for TFY4185 Measurement Technique/ Måleteknikk
Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August
Leveraging Task-Parallelism in Energy-Efficient ILU Preconditioners
Leveraging Task-Parallelism in Energy-Efficient ILU Preconditioners José I. Aliaga Leveraging task-parallelism in energy-efficient ILU preconditioners Universidad Jaime I (Castellón, Spain) José I. Aliaga
Review: Designing with FSM. EECS Components and Design Techniques for Digital Systems. Lec 09 Counters Outline.
Review: esigning with FSM EECS 150 - Components and esign Techniques for igital Systems Lec 09 Counters 9-28-0 avid Culler Electrical Engineering and Computer Sciences University of California, Berkeley
MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON
INCH-POUND 2 November 2005 SUPERSEDING MIL-M-38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON This specification is
Methodology From Chaos in IC Implementation
Methodology From Chaos in IC Implementation Kwangok Jeong 1 and Andrew B. Kahng 1,2 1 ECE and 2 CSE Departments, University of California at San Diego, La Jolla, CA, USA kjeong@vlsicad.ucsd.edu, abk@cs.ucsd.edu
Switching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
The PSP compact MOSFET model An update
The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,
ECE580 Exam 2 November 01, Name: Score: / (20 points) You are given a two data sets
ECE580 Exam 2 November 01, 2011 1 Name: Score: /100 You must show ALL of your work for full credit. This exam is closed-book. Calculators may NOT be used. Please leave fractions as fractions, etc. I do
Recent Progress of Parallel SAMCEF with MUMPS MUMPS User Group Meeting 2013
Recent Progress of Parallel SAMCEF with User Group Meeting 213 Jean-Pierre Delsemme Product Development Manager Summary SAMCEF, a brief history Co-simulation, a good candidate for parallel processing MAAXIMUS,
Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline
Lecture 17 The Bipolar Junction Transistor (II) Regimes of Operation Outline Regimes of operation Large-signal equivalent circuit model Output characteristics Reading Assignment: Howe and Sodini; Chapter
Analog Simulation. Digital simulation. Analog simulation. discrete values. discrete timing. continuous values. continuous timing
Analog Simulation Digital simulation discrete values bit, boolean, enumerated, integer exception - floating point discrete timing cycle based - uniform time intervals event based - nonuniform time intervals
At point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng
Parallel VLSI CAD Algorithms Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5900spring2012.html
Linear Phase-Noise Model
Linear Phase-Noise Model 41 Sub-Outline Generic Linear Phase-Noise Model Circuit-Specific Linear Phase-Noise Model 4 Generic Linear Phase-Noise Model - Outline Linear Oscillator Model LC-Tank noise active
Effective Entropy for Memory Randomization Defenses
Effective Entropy for Memory Randomization Defenses William Herlands, Thomas Hobson, Paula Donovan 7 th Workshop on Cyber Security Experimentation and Test 18 August 2014 This work is sponsored by Assistant
Engineering Mechanics: Statics in SI Units, 12e
Engineering Mechanics: Statics in SI Units, 12e 3 Equilibrium of a Particle 1 Chapter Objectives Concept of the free-body diagram for a particle Solve particle equilibrium problems using the equations
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation M. Schroter ),) and H. Tran ) ) ECE Dept., University of California San Diego, La Jolla, CA, USA
DDR4 Board Design and Signal Integrity Verification Challenges
DDR4 Board Design and Signal Integrity Verification Challenges Outline Enabling DDR4 Pseudo Open Drain Driver - Benefit POD SI effects VrefDQ Calculation Data Eye Simulating SSN New Drive Standards Difference
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic
SHORTER GATE SEQUENCES FOR QUANTUM COMPUTING BY MIXING UNITARIES PHYSICAL REVIEW A 95, (2017) ARXIV:
SHORTER GATE SEQUENCES FOR QUANTUM COMPUTING BY MIXING UNITARIES PHYSICAL REVIEW A 95, 042306 (2017) ARXIV:1612.02689 BIG PICTURE better compiling Can Randomisation help? if then do X, but if then do Y
EE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis
EE115C Winter 2017 Digital Electronic Circuits Lecture 19: Timing Analysis Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop-
Distributed by: www.jameco.com 1-800-831-42 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download:
Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards
Page 1 of 1 August 1998 1M-P1 Compare and contrast the real number system and its various subsystems with regard to their structural characteristics. PO 2 PO 3 2.0 Apply mathematics calculations. 2.1 Apply
Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
EECS150 - Digital Design Lecture 25 Shifters and Counters. Recap
EECS150 - Digital Design Lecture 25 Shifters and Counters Nov. 21, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
Faster Kinetics: Accelerate Your Finite-Rate Combustion Simulation with GPUs
Faster Kinetics: Accelerate Your Finite-Rate Combustion Simulation with GPUs Christopher P. Stone, Ph.D. Computational Science and Engineering, LLC Kyle Niemeyer, Ph.D. Oregon State University 2 Outline
Electronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
EECS150 - Digital Design Lecture 23 - FSMs & Counters
EECS150 - Digital Design Lecture 23 - FSMs & Counters April 8, 2010 John Wawrzynek Spring 2010 EECS150 - Lec22-counters Page 1 One-hot encoding of states. One FF per state. State Encoding Why one-hot encoding?
SCHOOL OF COMPUTING, ENGINEERING AND MATHEMATICS SEMESTER 1 EXAMINATIONS 2012/2013 XE121. ENGINEERING CONCEPTS (Test)
s SCHOOL OF COMPUTING, ENGINEERING AND MATHEMATICS SEMESTER EXAMINATIONS 202/203 XE2 ENGINEERING CONCEPTS (Test) Time allowed: TWO hours Answer: Attempt FOUR questions only, a maximum of TWO questions
An Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators
An Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators Hao Zhuang 1, Wenjian Yu 2, Ilgweon Kang 1, Xinan Wang 1, and Chung-Kuan Cheng 1 1. University of California, San
Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.
Testability Lecture 6: Logic Simulation Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from the presentation prepared by book authors Slide 1 of 27 Outline What
EECS150 - Digital Design Lecture 18 - Counters
EECS150 - Digital Design Lecture 18 - Counters October 24, 2002 John Wawrzynek Fall 2002 EECS150 - Lec18-counters Page 1 Counters Special sequential circuits (FSMs) that sequence though a set outputs.
EECS150 - Digital Design Lecture 18 - Counters
EECS50 - Digital Design Lecture 8 - Counters October 24, 2002 John Wawrzynek Fall 2002 EECS50 - Lec8-counters Page Counters Special sequential circuits (FSMs) that sequence though a set outputs. Examples:
Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
MEXTRAM (level 504) the Philips model for bipolar transistors
MEXTRAM (level 504) the Philips model for bipolar transistors Jeroen Paasschens, Willy Kloosterman, Ramses van der Toorn FSA modeling workshop 2002 Philips Electronics N.V. 2002 apple PHILIPS Philips Research
A Mathematical Solution to. by Utilizing Soft Edge Flip Flops
A Mathematical Solution to Power Optimal Pipeline Design by Utilizing Soft Edge Flip Flops M. Ghasemazar, B. Amelifard, M. Pedram University of Southern California Department of Electrical Engineering
Algorithms and Data S tructures Structures Complexity Complexit of Algorithms Ulf Leser
Algorithms and Data Structures Complexity of Algorithms Ulf Leser Content of this Lecture Efficiency of Algorithms Machine Model Complexity Examples Multiplication of two binary numbers (unit cost?) Exact
Interconnect Lifetime Prediction for Temperature-Aware Design
Interconnect Lifetime Prediction for Temperature-Aware Design UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS-23-2 NOVEMBER 23 Zhijian Lu, Mircea Stan, John Lach, Kevin Skadron Departments
Performance Metrics for Computer Systems. CASS 2018 Lavanya Ramapantulu
Performance Metrics for Computer Systems CASS 2018 Lavanya Ramapantulu Eight Great Ideas in Computer Architecture Design for Moore s Law Use abstraction to simplify design Make the common case fast Performance
EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
Spectral Analysis of Noise in Switching LC-Oscillators
Spectral Analysis of Noise in Switching LC-Oscillators 71 Sub-Outline Duty Cycle of g m -cell Small-Signal Gain Oscillation Condition LC-Tank Noise g m -cell Noise Tail-Current Source Noise (Phase) Noise
ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
Symbolic Computation and Theorem Proving in Program Analysis
Symbolic Computation and Theorem Proving in Program Analysis Laura Kovács Chalmers Outline Part 1: Weakest Precondition for Program Analysis and Verification Part 2: Polynomial Invariant Generation (TACAS
14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity
EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)
EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters) March 19&21, 2002 John Wawrzynek Spring 2002 EECS150 - Lec13-seq3 version 2 Page 1 Counters Special sequential circuits (FSMs) that
Motivation for CDR: Deserializer (1)
Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS
N-Channel Enhancement-Mode Vertical DMOS FET
N-Channel Enhancement-Mode Vertical DMOS FET Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds Excellent thermal stability Integral
DESPITE considerable progress in verification of random
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 1 Formal Analysis of Galois Field Arithmetic Circuits - Parallel Verification and Reverse Engineering Cunxi Yu Student Member,
EECS150 - Digital Design Lecture 16 Counters. Announcements
EECS150 - Digital Design Lecture 16 Counters October 20, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150 Fall 2011
Short Introduction to CLIC and CTF3, Technologies for Future Linear Colliders
Short Introduction to CLIC and CTF3, Technologies for Future Linear Colliders Explanation of the Basic Principles and Goals Visit to the CTF3 Installation Roger Ruber Collider History p p hadron collider
Phototransistor. Industry Standard Single Channel 6 Pin DIP Optocoupler
Phototransistor Industry Standard Single Channel 6 Pin DIP Optocoupler DEVICE TYPES Part No. CTR % Min. Part No. CTR % Min. 4N25 2 MCT2 2 4N26 2 MCT2E 2 4N27 MCT27 5 4N28 MCT27 45 9 4N35 MCT272 75 5 4N36
Performance Analysis of Lattice QCD Application with APGAS Programming Model
Performance Analysis of Lattice QCD Application with APGAS Programming Model Koichi Shirahata 1, Jun Doi 2, Mikio Takeuchi 2 1: Tokyo Institute of Technology 2: IBM Research - Tokyo Programming Models
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF LIFORNI, ERKELEY ollege of Engineering Department of Electrical Engineering and omputer Sciences Elad lon Homework #3 EE141 Due Thursday, September 13 th, 5pm, box outside 125 ory PROLEM
Introduction of a Stabilized Bi-Conjugate Gradient iterative solver for Helmholtz s Equation on the CMA GRAPES Global and Regional models.
Introduction of a Stabilized Bi-Conjugate Gradient iterative solver for Helmholtz s Equation on the CMA GRAPES Global and Regional models. Peng Hong Bo (IBM), Zaphiris Christidis (Lenovo) and Zhiyan Jin