Motivation for CDR: Deserializer (1)
|
|
- Eunice Patterson
- 5 years ago
- Views:
Transcription
1 Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 1
2 Providing two high-speed channels (for data & clock) is expensive. Alignment between data & clock signals can vary due to different channel characteristics for the different frequency components. Hence retiming would still be necessary. Clock Data Motivation for CDR (2) input data Clock Recovery circuit retimed data recovered clock PLLs naturally provide synchronization between external and internal timing sources. A CDR is often implemented as a PLL loop with a special type of PD... EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 2
3 Return-to-Zero vs. Non-Return-to-Zero Formats S x ( f ) NRZ T b S x ( f ) f T b T b T b RZ T b f RZ spectrum has energy at 1/T b NRZ spectrum has null at 1/T b?? conventional phase detector can be used. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 3
4 Phase Detection of RZ Signals V data V R V d V data V R V d Phase detection operates same as for clock signals for logic 1. V d exhibits 50% duty cycle for logic 0. K pd will be data dependent. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 4
5 Phase Detection of NRZ Signals V data V R V d V data V R V d Since data rate is half the clock rate, multiplying phase detection is ineffective. RZ signals can use same phase detector as clock signals RZ data path circuitry requires bandwidth that is double that of NRZ. Different type of phase detection required for NRZ signals. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 5
6 Idea: Mix NRZ data with delayed version of itself instead of with the clock. Example: 1010 data pattern (differential signaling) T b T b 2T b 2T b X X 1 2T b 3 2T b 5 2T b = = 1 T b 2 T b fundamental generated EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 6
7 Operation of D Flip-Flips (DFFs) CMOS transmission gate: DFF: D QI Q latch: D QI Master Slave Symbol: Ideal waveforms: D D0 D1 D2 D Q Q D0 D1 D2 No bubble Q changes following rising edge of EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 7
8 DFF Setup & Hold Time At rising edge, the master latches and the slave drives. D t setup t hold Q When a data transition occurs within the setup & hold region, metastability occurs. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 8
9 DFF Clock-to-Q Delay D QI Q Master Slave D D0 D1 D2 t ck-q is determined by delays of transmission gate and inverter. Q D0 D1 D2 t ck-q EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 9
10 P Realization of Data/Data Mixing : R Q Same as, synchronized with R R early: R synchronized: D0 D1 D2 D3 D0 D1 D2 D3 R Q D0 D1 D2 D3 D0 D1 D2 D3 P D0 D1 D1 D2 D2 D3 D3 D4 D0 D1 D1 D2 D2 D3 D3 D4 Delay between to Q is related to phase between & R EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 10
11 Define zero phase difference as a data transition coinciding with R falling edge; i.e., R rising edge is in center of data eye. R early (Δφ < 0): R synchronized (Δφ = 0): R Q P Δt T b Δφ 2π = Δt 1 T b 2 Δt T b Δφ Δt =T b 2π EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 11
12 Phase detector characteristic also depends on transition density: R Q P 0101 pattern: 0011 pattern: R Q P V swing Δt V P = V swing 1 T b 2 Δt V P = V swing 1 2T b 2 In general, V P = V swing α Δt 1 where α average transition density T b 2 EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 12
13 Constructing CDR PD Characteristic V P Δt T b V swing = Δφ 2π = α Δt T c 1 2 V P = α (α 1) Δφ + V swing 2π 2 V P V swing α = π +π slope: K pd = α 2π Δφ intercept: Δφ = 0 V P V swing = α 1 2 α = α = 0.5 Both slope and offset of phase-voltage characteristic vary with transition density! EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 13
14 To cancel phase offset: P Q D0 D1 D2 D3 R Q R R Q R D0 D1 D2 D3 Q R R Always 50% duty cycle; average value is (α 1) V swing 2 +1/2-1/2 -π V P V R V swing +π α = 1 α = 0.5 Δφ K pd still varies with α, but offset variation cancelled. C. R. Hogge, A self-correcting clock recovery circuit, IEEE J. Lightwave Tech., vol. 3, pp , Dec EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 14
15 Transconductance Block I out+ P + P - R - R + I out- I SS I SS EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 15
16 Due to inherent mixing operation, Hogge PD is not a good frequency detector. A frequency acquisition loop with a reference clock is usually needed: J. Cao et al., OC-192 transmitter and receiver in 0.18µ CMOS, JSSC. vol. 37, pp , Dec EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 16
17 Non-Idealities in Hogge Phase Detector: A. Clock-to-Q Delay (1) R Q P R Q t ck-q R Q R Q R P = Q t ck-q R = Q Q R EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 17
18 Non-Idealities in Hogge Phase Detector: A. Clock-to-Q Delay (2) Result is an input-referred phase offset: R V P V R V swing +α/2 Q t ck-q φ os Δφ -α/2 t ck-q Q R P R φ os = 2π t ck Q T b EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 18
19 Non-Idealities in Hogge Phase Detector: A. Clock-to-Q Delay (3) t ck-q R CDR D out R Phase offset moves R away from center of data, making retiming less robust. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 19
20 Use a compensating delay: Non-Idealities in Hogge Phase Detector: A. Clock-to-Q Delay (4) Set Δt t Q Δt D Δt D Δt R Q P R Q t ck-q R Q R Q R P t ck-q R EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 20
21 Non-Idealities in Hogge Phase Detector: B. Delay Between P & R (1) P R R Q Q R Q R Q R P R P and R are offset by 1/2 clock period EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 21
22 Non-Idealities in Hogge Phase Detector: B. Delay Between P & R (2) P R Average value of V control is well-controlled, but resulting ripple causes high-frequency jitter. P R Q V control to VCO R Q R EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 22
23 R Non-Idealities in Hogge Phase Detector: B. Delay Between P & R (3) Standard Hogge/charge pump operation for single input pulse: Idea: Based on R output, create compensating pulses: R DFF P R Q Q R P (up) R (dn) latch latch P ʹ R ʹ V control latch EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 23
24 Non-Idealities in Hogge Phase Detector: B. Delay Between P & R (4) P R R DFF Q 1 Q 1 R Q 2 Q 3 latch Q 2 ʹ P Q 4 P (up) latch Q 3 R (dn) ʹ R P (dn) latch Q 4 R (up) V control Cancels out effect of next pulse EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 24
25 Other Nonidealities of Hogge PD (1) 60 PD Differential Output (mv) simulated result of one linear PD response from ideal linear PD -50p -40p -30p -20p -10p 0 10p 20p 30p 40p 50p Data Delay in regard to Clock (s) EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 25
26 Other Nonidealities of Hogge PD (2) Effect of Transition Density: EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 26
27 Other Nonidealities of Hogge PD (3) Effect of DFF bandwidth limitation: EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 27
28 Other Nonidealities of Hogge PD (4) Effect of XOR bandwidth limitation: Since the PD output signals are averaged, XOR bandwidth limitation has negligible effect. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 28
29 Other Nonidealities of Hogge PD (5) Effect of XOR Asymmetry: EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 29
30 Binary Phase Detectors Idea: Directly observe phase alignment between clock & data Clock falling edge early: Decrease V control Clock falling edge centered: No change to V control Clock falling edge late: Increase V control Ideal binary phase-voltage characteristic: +1/2 V P V swing Also known as bang-bang phase detector -1/2 Δφ EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 30
31 D Flip-Flop as Phase Detector Early clock: Data transitions align with clock low R Late clock: Data transitions align with clock high R Realization using double-clocked DFF; note that R/Din connections are reversed: R V P = Top (bottom) DFF detects on Din rising (falling) edge; DFF selected by opposite Din edge to avoid false transitions due to clock-q delay. R V P EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 31
32 What happens if Δφ=0? t setup t hold If transition at put occurs within setup/hold time, metastable operation results. Q output can hang for an arbitrarily long time if zero crossings of D & occur sufficiently close together. Metastable operation is normally avoided in digital circuit operation(!) D Q EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 32
33 Dog Dish Analogy??? A dog placed equidistant between two dog dishes will starve (in theory). EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 33
34 Non-Idealities in Binary DFF Phase Detector 1. Metastable operation difficult to characterize & simulate, varies widely over processing/temperature variations. K pd (and therefore jitter transfer function parameters) are difficult to analyze. Exact value of K pd depends on metastable behavior and varies with input jitter. 2. Large-amplitude pattern-dependent variation is present in phase detector output while locked. 3. During long runs phase detector output remains latched, resulting in VCO frequency changing continuously: R V P f vco EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 34
35 Idea: Change VCO frequency for only one clock period R V P R early R late Circuit realization should sample data with clock (instead of clock with data) while maintaining bang-bang operation. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 35
36 Alexander Phase Detector DN UP Q 1 Q 2 R Q 3 Q 4 R Q 1 Q 2 Q 3 Q 4 DN UP R early Q 1 leads Q 3 ; Q 2 /Q 4 in phase R late Q 3 leads Q 1 ; Q 1 /Q 4 in phase EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 36
37 Simulation Results: Alexander PD DFF outputs VCO control voltage EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 37
38 Simulation Comparison: Linear vs. Binary V control V control Linear PD very small freq. acquisition range low steady-state jitter Binary PD high freq. acquisition range high steady-state jitter EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 38
39 Half-Rate CDRs To relax speed requirements for a given fabrication technology, a halfrate clock signal can be recovered: input data R full-rate recovered clock R2 half-rate recovered clock Can be used in in applications (e.g., deserializer) where full-rate clock is not required. Duty-cycle distortion will degrade bit-error ratio & jitter tolerance compared to full-rate versions. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 39
40 Idea 1: Input data can be immediately demultiplexed with half-rate clock D A R2 D B R2 D0 D1 D2 D3 D4 D A D B D0 D2 D4 D1 D3 synchronized with clock transitions EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 40
41 Splitting D flip-flops into individual latches: R2 latch X A latch D A X B D B latch latch R2 X A X B synchronized with both R2 & These pulse widths contain phase information. D A D B synchronized with R2 EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 41
42 Complete Linear Half-Rate PD X A D A R2 R2 P 1 2 R X A X B D B X B P = X A X B J. Savoj & B. Razavi, A 10Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector, JSSC, vol. 36, pp , May D A D B R = D A D B EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 42
43 Idea 2: Observe timing between, R and quadrature RQ R R RQ RQ S 0 S 1 S 2 Clock early S 0 S 1 S 2 Clock late S 0, S 2 sampled with R transitions S 1 sampled with RQ transitions Phase logic: ( S 0 S 1 = 0) and S 1 S 2 = 1 ( ) ( S 0 S 1 = 1) and ( S 1 S 2 = 0) ( S 0 S 1 = 0) and ( S 1 S 2 = 0) clock early clock late no transition EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 43
44 D I R V PD RQ D Q J. Savoj & B. Razavi, A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase detector, JSSC, vol. 38, pp , Jan R R RQ RQ D I D I D Q D Q V PD V PD Clock early Clock late EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 44
45 DLL-Based CDRs f ref CMU f ck phase generator phase MUX CDR loop CMU JBW can be optimized to minimize f ck jitter. No VCO inside CDR loop; less jitter generation. PD V C Can be arranged to have faster lock time. C D out retimer EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 45
46 Fast-Lock CDR for Burst-Mode Operation Gated ring oscillator: EN EN high: 7-stage ring oscillator EN low: no oscillation CDR based on 2 gated ring oscillators: R Each ring oscillation waveform is forced to sync with one of the phases. EECS 270C / Winter 2013 Prof. M. Green / Univ. of California, Irvine 46
Frequency Detection of CDRs (1)
Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =
More informationEE241 - Spring 2006 Advanced Digital Integrated Circuits
EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationP2 (10 points): Given the circuit below, answer the following questions:
P1 (10 points): Given the function f(a, b, c, d) = m(3,4,5,10,14) + D(6,7): A: Fill in the timing diagram for f. B: Implement f using only 2-1 MUXes. Your circuit should not include more than four 2-1
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab
CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Memory Elements and other Circuits ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques Overview.
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis
EE115C Winter 2017 Digital Electronic Circuits Lecture 19: Timing Analysis Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop-
More informationLecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM
Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 9/27/18 VLSI-1 Class Notes Why Clocking?
More informationClock Strategy. VLSI System Design NCKUEE-KJLEE
Clock Strategy Clocked Systems Latch and Flip-flops System timing Clock skew High speed latch design Phase locked loop ynamic logic Multiple phase Clock distribution Clocked Systems Most VLSI systems are
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning Sequential Logic Circuits November 2002 Naming Conventions In our text: a latch is level sensitive
More informationTopics. CMOS Design Multi-input delay analysis. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics CMO Design Multi-input delay analysis pring 25 Transmission Gate OUT Z OUT Z pring 25 Transmission Gate OUT When is low, the output is at high impedance When is high, the output follows However,
More informationTiming Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić Timing Issues January 2003 1 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out 2
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL LOGIC
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VII Timing Issues in Digital Circuits (chapter 10 in textbook) GMU, ECE 680 Physical VLSI Design 1 Synchronous Timing (Fig. 10 1) CLK In R Combinational 1 R Logic 2
More informationSequential vs. Combinational
Sequential Circuits Sequential vs. Combinational Combinational Logic: Output depends only on current input TV channel selector (-9) inputs system outputs Sequential Logic: Output depends not only on current
More informationChapter 7 Sequential Logic
Chapter 7 Sequential Logic SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} March 28, 2016 Table of Contents 1 Intro 2 Bistable Circuits 3 FF Characteristics
More informationGMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationThe Linear-Feedback Shift Register
EECS 141 S02 Timing Project 2: A Random Number Generator R R R S 0 S 1 S 2 1 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 The Linear-Feedback Shift Register 1 Project Goal Design a 4-bit LFSR SPEED, SPEED,
More informationDesign of CMOS Adaptive-Bandwidth PLL/DLLs
Design of CMOS Adaptive-Bandwidth PLL/DLLs Jaeha Kim May 2004 At Samsung Electronics, Inc. Adaptive-Bandwidth PLL/DLL PLL/DLLs that scale their loop dynamics proportionally with the reference frequency
More informationDigital System Clocking: High-Performance and Low-Power Aspects. Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience and IEEE Press, January 2003 Nov. 14,
More informationFundamentals of Digital Design
Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric
More informationLecture 10: Synchronous Sequential Circuits Design
Lecture 0: Synchronous Sequential Circuits Design. General Form Input Combinational Flip-flops Combinational Output Circuit Circuit Clock.. Moore type has outputs dependent only on the state, e.g. ripple
More informationEE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2
EE29C Spring 2 Lecture 6: Link Performance Analysis Elad Alon Dept. of EECS Motivation V in, ampl Voff BER = 2 erfc 2σ noise Does eqn. above predict everything? EE29C Lecture 5 2 Traditional Approach Borrowed
More informationGates and Flip-Flops
Gates and Flip-Flops Chris Kervick (11355511) With Evan Sheridan and Tom Power December 2012 On a scale of 1 to 10, how likely is it that this question is using binary?...4? What s a 4? Abstract The operation
More informationLecture 4: Implementing Logic in CMOS
Lecture 4: Implementing Logic in CMOS Mark Mcermott Electrical and Computer Engineering The University of Texas at ustin Review of emorgan s Theorem Recall that: () = + and = ( + ) (+) = and + = ( ) ()
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Instructor: Mohsen Imani UC San Diego Slides from: Prof.Tajana Simunic Rosing
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Adders 2 Circuit Delay Transistors have instrinsic resistance and capacitance
More informationLecture 5b: Line Codes
Lecture 5b: Line Codes Dr. Mohammed Hawa Electrical Engineering Department University of Jordan EE421: Communications I Digitization Sampling (discrete analog signal). Quantization (quantized discrete
More informationDigital Logic: Boolean Algebra and Gates. Textbook Chapter 3
Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 Basic Logic Gates XOR CMPE12 Summer 2009 02-2 Truth Table The most basic representation of a logic function Lists the output for all possible
More informationFundamentals of PLLs (III)
Phase-Locked Loops Fundamentals of PLLs (III) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Phase transfer function in linear model i (s) Kd e (s) Open-loop transfer
More informationDigital Electronics Final Examination. Part A
Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationHold Time Illustrations
Hold Time Illustrations EE213-L09-Sequential Logic.1 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential Logic.2 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 18 CMOS Sequential Circuits - 1 guntzel@inf.ufsc.br
More informationI. Motivation & Examples
I. Motivation & Examples Output depends on current input and past history of inputs. State embodies all the information about the past needed to predict current output based on current input. State variables,
More informationIssues on Timing and Clocking
ECE152B TC 1 Issues on Timing and Clocking X Combinational Logic Z... clock clock clock period ECE152B TC 2 Latch and Flip-Flop L CK CK 1 L1 1 L2 2 CK CK CK ECE152B TC 3 Clocking X Combinational Logic...
More informationELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering
More informationLecture 27: Latches. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory
EE241 - Spring 2008 Advanced Digital Integrated Circuits Lecture 27: Latches Timing Announcements Wrapping-up the class: Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday,
More information5. Sequential Logic x Computation Structures Part 1 Digital Circuits. Copyright 2015 MIT EECS
5. Sequential Logic 6.004x Computation Structures Part 1 igital Circuits Copyright 2015 MIT EECS 6.004 Computation Structures L5: Sequential Logic, Slide #1 Something We Can t Build (Yet) What if you were
More informationHomework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker
Homework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker Note: + implies OR,. implies AND, ~ implies NOT Question 1: a) (4%) Use transmission gates to design a 3-input OR gate Note: There are
More informationA B D 1 Y D 2 D 3. Truth table for 4 to 1 MUX: A B Y 0 0 D D D D 3
. What is a multiplexer? esign a 4 to multiplexer using logic gates. Write the truth table and explain its working principle. Answer: is a circuit with many inputs but only one output. esigning of 4 to
More informationTopic 8: Sequential Circuits
Topic 8: Sequential Circuits Readings : Patterson & Hennesy, Appendix B.4 - B.6 Goals Basic Principles behind Memory Elements Clocks Applications of sequential circuits Introduction to the concept of the
More information14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity
More informationEE241 - Spring 2007 Advanced Digital Integrated Circuits. Announcements
EE241 - Spring 2007 Advanced Digital Integrated Circuits Lecture 25: Synchronization Timing Announcements Homework 5 due on 4/26 Final exam on May 8 in class Project presentations on May 3, 1-5pm 2 1 Project
More informationCOE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 4 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Registers Counters Registers 0 1 n-1 A register is a group
More informationBoolean Logic Continued Prof. James L. Frankel Harvard University
Boolean Logic Continued Prof. James L. Frankel Harvard University Version of 10:18 PM 5-Sep-2017 Copyright 2017, 2016 James L. Frankel. All rights reserved. D Latch D R S Clk D Clk R S X 0 ~S 0 = R 0 ~R
More informationTracking of Spread Spectrum Signals
Chapter 7 Tracking of Spread Spectrum Signals 7. Introduction As discussed in the last chapter, there are two parts to the synchronization process. The first stage is often termed acquisition and typically
More informationSynchronization and Arbitration in GALS
Electronic Notes in Theoretical Computer Science 245 (2009) 85 101 www.elsevier.com/locate/entcs Synchronization and Arbitration in GALS David Kinniment 1,2 School of EECE Newcastle University Newcastle
More informationMeasuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope
Application Note: HFAN-4.5.0 Rev1; 04/08 Measuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope [A version of this application note has been published in the July, 2002 issue of Communications
More informationSpurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA
Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
DEPARTMENT: ECE MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 QUESTION BANK SUBJECT NAME: DIGITAL ELECTRONICS UNIT : Design of Sequential Circuits PART A ( Marks). Draw the logic diagram 4: Multiplexer.(AUC
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationLecture 9: Sequential Logic Circuits. Reading: CH 7
Lecture 9: Sequential Logic Circuits Reading: CH 7 Sequential Logic FSM (Finite-state machine) Inputs Current State COMBINATIONAL LOGIC Registers Outputs = f(current, inputs) Next state 2 storage mechanisms
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic
More informationDigital Circuits ECS 371
Digital Circuits ECS 371 Dr. Prapun Suksompong prapun@siit.tu.ac.th Lecture 18 Office Hours: BKD 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationChapter 13. Clocked Circuits SEQUENTIAL VS. COMBINATIONAL CMOS TG LATCHES, FLIP FLOPS. Baker Ch. 13 Clocked Circuits. Introduction to VLSI
Chapter 13 Clocked Circuits SEQUENTIAL VS. COMBINATIONAL CMOS TG LATCHES, FLIP FLOPS SET-RESET (SR) ARBITER LATCHES FLIP FLOPS EDGE TRIGGERED DFF FF TIMING Joseph A. Elias, Ph.D. Adjunct Professor, University
More information6. Finite State Machines
6. Finite State Machines 6.4x Computation Structures Part Digital Circuits Copyright 25 MIT EECS 6.4 Computation Structures L6: Finite State Machines, Slide # Our New Machine Clock State Registers k Current
More informationEECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007
EECS 150 - Components and Design Techniques for Digital Systems FSMs 9/11/2007 Sarah Bird Electrical Engineering and Computer Sciences University of California, Berkeley Slides borrowed from David Culler
More informationALU, Latches and Flip-Flops
CSE14: Components and Design Techniques for Digital Systems ALU, Latches and Flip-Flops Tajana Simunic Rosing Where we are. Last time: ALUs Plan for today: ALU example, latches and flip flops Exam #1 grades
More informationEE40 Lec 15. Logic Synthesis and Sequential Logic Circuits
EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html
More informationCPE100: Digital Logic Design I
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu CPE100: Digital Logic Design I Final Review http://www.ee.unlv.edu/~b1morris/cpe100/ 2 Logistics Tuesday Dec 12 th 13:00-15:00 (1-3pm) 2 hour
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationFigure 1-1 Basic Gates
Figure - Basic Gates B ND: = B B OR: = + B NOT: = ' B ELUSIVE OR: = + B Figure -2 Full dder Y in FULL DDER (a) Full adder module out Sum Y in outsum (b) Truth Table Sum = 'Y'in + 'Yin' + Y'in' + Yin =
More informationBoolean Algebra and Digital Logic 2009, University of Colombo School of Computing
IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of
More informationEECS 427 Lecture 14: Timing Readings: EECS 427 F09 Lecture Reminders
EECS 427 Lecture 14: Timing Readings: 10.1-10.3 EECS 427 F09 Lecture 14 1 Reminders CA assignments Please submit CA6 by tomorrow noon CA7 is due in a week Seminar by Prof. Bora Nikolic SRAM variability
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.
More informationTime Allowed 3:00 hrs. April, pages
IGITAL ESIGN COEN 32 Prof. r. A. J. Al-Khalili Time Allowed 3: hrs. April, 998 2 pages Answer All uestions No materials are allowed uestion a) esign a half subtractor b) esign a full subtractor c) Using
More informationVoltage-Controlled Oscillator (VCO)
Voltage-Controlled Oscillator (VCO) Desirable characteristics: Monotonic f osc vs. V C characteristic with adequate frequency range f max f osc Well-defined K vco f min slope = K vco VC V C in V K F(s)
More informationA Guide. Logic Library
Logic A Guide To The Logic Library SystemView by ELANIX Copyright 1994-2005, Eagleware Corporation All rights reserved. Eagleware-Elanix Corporation 3585 Engineering Drive, Suite 150 Norcross, GA 30092
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 DEPARTMENT: EEE QUESTION BANK SUBJECT NAME: DIGITAL LOGIC CIRCUITS SUBJECT CODE: EE55 SEMESTER IV UNIT : Design of Synchronous Sequential Circuits PART
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationS.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques
S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]
More informationDigital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.
Digital Circuits 1. Inputs & Outputs are quantized at two levels. 2. inary arithmetic, only digits are 0 & 1. Position indicates power of 2. 11001 = 2 4 + 2 3 + 0 + 0 +2 0 16 + 8 + 0 + 0 + 1 = 25 Digital
More informationSequential Logic Worksheet
Sequential Logic Worksheet Concept Inventory: Notes: D-latch & the Dynamic Discipline D-register Timing constraints for sequential circuits Set-up and hold times for sequential circuits 6.004 Worksheet
More informationWORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of
27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +
More informationVidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution
. (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance
More informationDesigning Sequential Logic Circuits
igital Integrated Circuits (83-313) Lecture 5: esigning Sequential Logic Circuits Semester B, 2016-17 Lecturer: r. Adam Teman TAs: Itamar Levi, Robert Giterman 26 April 2017 isclaimer: This course was
More informationEET 310 Flip-Flops 11/17/2011 1
EET 310 Flip-Flops 11/17/2011 1 FF s and some Definitions Clock Input: FF s are controlled by a trigger or Clock signal. All FF s have a clock input. If a device which attempts to do a FF s task does not
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Summer 2017 State-Holding Elements Bistable Elements S Latch Latch Positive-Edge-Triggered Flip-Flop Flip-Flop with
More informationIntroduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.
Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency
More informationXarxes de distribució del senyal de. interferència electromagnètica, consum, soroll de conmutació.
Xarxes de distribució del senyal de rellotge. Clock skew, jitter, interferència electromagnètica, consum, soroll de conmutació. (transparències generades a partir de la presentació de Jan M. Rabaey, Anantha
More informationS.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate
More informationLecture 3 Review on Digital Logic (Part 2)
Lecture 3 Review on Digital Logic (Part 2) Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ ircuit Optimization Simplest implementation ost criterion literal
More informationOutline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications
Introduction Delay-Locked Loops DLL overview CMOS, refreshg your memory Buildg blocks: VCDL PD LF DLL analysis: Lear Nonlear Lock acquisition Charge sharg DLL Applications Phase-Locked Loops PLL Applications
More informationSettling Time of Mesochronous Clock Retiming Circuits in the Presence of Timing Jitter
Settling Time of Mesochronous Clock Retiming Circuits in the Presence of Timing Jitter Naveen Kadayinti, mitalok J. Budkuley and Dinesh K. Sharma Department of Electrical Engineering, Indian Institute
More informationAppendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring
- Principles of Computer rchitecture Miles Murdocca and Vincent Heuring 999 M. Murdocca and V. Heuring -2 Chapter Contents. Introduction.2 Combinational Logic.3 Truth Tables.4 Logic Gates.5 Properties
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 23, 2017 Energy and Power Optimization, Design Space Exploration, Synchronous MOS Logic Lecture Outline! Energy and Power Optimization
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering SEQUENTIAL CIRCUITS: LATCHES Overview Circuits require memory to store intermediate
More informationSRC Language Conventions. Class 6: Intro to SRC Simulator Register Transfers and Logic Circuits. SRC Simulator Demo. cond_br.asm.
Fall 2006 S333: omputer rchitecture University of Virginia omputer Science Michele o SR Language onventions lass 6: Intro to SR Simulator Register Transfers and Logic ircuits hapter 2, ppendix.5 2 SR Simulator
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationDigital Band-pass Modulation PROF. MICHAEL TSAI 2011/11/10
Digital Band-pass Modulation PROF. MICHAEL TSAI 211/11/1 Band-pass Signal Representation a t g t General form: 2πf c t + φ t g t = a t cos 2πf c t + φ t Envelope Phase Envelope is always non-negative,
More informationEECS150 - Digital Design Lecture 25 Shifters and Counters. Recap
EECS150 - Digital Design Lecture 25 Shifters and Counters Nov. 21, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationUp/down binary counter with separate up/down clocks
FEATURES Synchronous reversible 4-bit counting Asynchronous parallel load capability Asynchronous reset (clear) Cascadable without external logic DESCRIPTION The is a 4-bit synchronous up/down counter
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive
More informationEECS150 - Digital Design Lecture 16 Counters. Announcements
EECS150 - Digital Design Lecture 16 Counters October 20, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150 Fall 2011
More informationNTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch
NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch Description: The NTE74177 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More information