Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution
|
|
- Camilla Hensley
- 6 years ago
- Views:
Transcription
1 . (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of ) ii) Very high input resistance ( M to 0 M) iii) Low output resistance (0 to 00 ) iv) Non zero output offset voltage (as high supply voltage) v) High CMRR (80 20 db) vi) Small bandwidth (5 Hz approximately since the gain bandwidth product is a constant) vii) Finite slew rate (5 V/sec.) ~ V in Expression for output of basic integrator Fig.(a) The expression for output V 0 can be obtained by writing K c L equation at node V 2. I in = I B2 + I c Since I B2 = 0 I in = I c Vin V2 dvc CF R dt ( V C = V 2 V 0 ) Vin V2 d(v2 V 0) CF R dt However, V = V 2 = 0, because A is very large. Vin dv 0( ) CF R dt Zi i (s) R R F C F R 0 M = R V cc -V CC Fig. (a) : Practical Integrator R L Zi i (s) V 0 = Vdt in RC F 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
2 : S.E. ADC Gain (db) 00 Basic integrator response f Rf db R 0 f Ideal response of practical integrator RF db 3dB Ri 0 2 f 0 3 f 0 4 f 0 5 f Fig. (b) : Frequency response of basic and practical integrator Integrate both sides with respect to time t. Vin d dt C F ( V 0) R dt V0 Vindt (A) RC F The equation (A) shows that output voltage is directly proportional to time constant R F C F.. (c) (i) Supply voltage rejection ratio The power supply rejection ration PSRR is the ratio of the change in input offset voltage to the corresponding change in one powersupply voltage, with all remaining power voltages held constant (ii) CMRR : F When same input voltages are applied to the two terminals, the opamp is said to be working in common mode. Since opamp amplifies only the difference, no common mode signal appear at the output. But due to some imperfections in the opamp, some common mode signal appears at the output and that voltage gain. A c = V oc / V c A d = V od / V d CMRR is defined as the ratio of differential gain to common mode gain and is usually expressed in db. CMRR = 20 log 0 A d / A c db Usually high values of CMRR is preferred and it is a function of frequency. It decreases as frequency increases. f c Actual response of practical integrator Relative frequency 2 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
3 Prelim Question Paper Solution (iii) Slew rate Slew rate is the maximum rate of charge of output voltage with respect to time. It is expressed in volts/sec. Ideally, an opamp should have infinite slew rate. For 74, slew rate is 0.5 Volts/sec. Let, V = V sint dv o dt o S = m = V. Cost m dv dt o max = V 2f V m max m S = 2f max V max Volts/seconds. Slew rate is a large signal phenomenon. A large signal is one whose amplitude is comparable to the power supply voltages. Slew rate is caused by current limiting and saturation of internal stages of the opamp. When a high frequency large signal is applied, the resulting current is the maximum current available to charge the compensation capacitance network. The capacitor require a finite amount of time to charge and discharge. The rate dvc I at which voltage across the capacitor rises is dt c. If slew rate is exceeded, distortion will happen. Thus slew rate limiting is caused by capacitor charging rate, in which voltage across the capacitor is the output voltage. V in. (d) Error Correcting Codes An efficient method would be not only to detect the code but also to correct it. The most popular error correcting code is the Hamming Code. It was discovered by R.W. Hamming in 950. The basic of hamming code is, it uses Parity bit, set for even parity over a selected bits. The parity bits are placed at bit positions which are powers of 2 i.e. 2 0, 2, 2 2, 2 n. The 7 bit hamming code format is given as follows. 2 0, 2, 2 2, 2 n where D = data bits D 7 = MSB, D 3 = LSB Total 4 data bits are present. P = Parity bits P 4, P 2, P total 3 bits. This is also called (7, 4) hamming code. Normally hamming code is represented by (n, k), where n = total number of bits and k = Total number of data bit. m = n k = Number of Parity bits. In our case n = 7, k = 4, m = n k = 7 4 = 3. C o/p 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 3
4 : S.E. ADC 2. (a) Working : Let us consider 4 Data Bits (D, D2, D3, D4). We introduce 3 additional party bits (P, P2, P3). The parity bits are paired along with the data bits to form a 7 bit number. This 7 bit number is transmitted as a group. (T7, T6, T5, T4, T3, T2, T) Transmitted Bit T 7 T 6 T 5 T 4 T 3 T 2 T Data Bit D 4 D 3 D 2 D Parity Bit P 3 P 2 P Group X X X X Group 2 X X X X Group 3 X X X X If we assume that there is an error in only one bit position, then each bit is a member of more than groups. Hence the error bit can be detected easily. Consider a Case D4 D3 D2 D = 0 If we consider odd parity D 4 = D 3 = D 2 = 0 D = P = (To make the combination D, D2 and D4 Odd parity) P2 = 0 (To make the combination D, D3 and D4 Odd Parity) P3 = (To make the combination D2, D3 and D4 Odd Parity) Output = 0 0 Y A BC ABD ABCD Y A B C ABD ABCD (De-Morgaon Law : BC B C ) Express it in standard SOP form : () Find the missing literal for each term : Y = A B C ABD ABCD B,C,D A,C,D A,B,D C no missing literal (2) AND each term with (missing literal + its complement) Y = A(B B)(C C)(D D) B(A A)(C C)(D D) C(A A)(B B)(D D) ABD(C C) ABCD (3) Simplify the expression to get the standard SOP Y = A(B B)(CD CD CD CD) B(A A)(CD CD CD CD) C(A A)(BD BD BD BD) ABCD ABCD ABCD = A[(BCD BCD BCD BCD) BCD BCD BCD BCD] B[(ACD ACD ACD ACD) ACD ACD ACD ACD] C[(ABD ABD ABD ABD) ABD ABD ABD ABD] ABCD ABCD ABCD = ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD 4 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
5 Prelim Question Paper Solution = ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD CD CD CD CD CD AB AB 00 AB 0 AB AB 0 y = C A B Step : Logic diagram, y = C A B C B A 2 3 Step 2 : AND-OR-NOT into NAND-NAND logic Replace entry OR by a bubbled OR entry invertes by a NAND inverter to get NAND-NAND logic C B A Step 3 : Draw circuit using only NAND gates C B A y y y = A B C 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 5
6 : S.E. ADC 2. (b) For a 2-bit comparator, each input word is 2-bit long. The truth table of a 2-bit comparator is shown in table. Table : Truth table for a 2-bit comparator. Inputs Outputs A A 0 B B 0 A < B A = B A > B K-maps : For A < B AAB 0 0 AB B B 0 A A (a) K-map for output A < B ABB 0 0 The K-maps for the three outputs and corresponding simplified expressions are shown in figure (a), (b) and (c) A < B = AAB AB ABB For A < B B B 0 AABB 0 0 AABB 0 0 A A AABB 0 0 (b) K-map for output A = B AABB /Engg/SE/Pre Pap/203/INFT/ADC_Soln
7 For A > B Simplified expression : A > B = ABB 0 0 AAB 0 0 A B ABB 0 0 B B 0 A A AB (c) K-map for output A > B Simplification for output A = B : Refer the K-map for output A = B shown in Fig.(b) Prelim Question Paper Solution The expression for A = B is given by (A = B) = AA 0BB 0 AA 0BB 0 AA 0BB 0 AA 0BB 0 = AB 0 0 (AB AB) AB 0 0(AB 0 AB) = (ABA B ) (A0B0 A0B 0) = (A B ) (A B ) where = EX-NOR 0 0 AAB 0 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 7
8 : S.E. ADC Logic diagram for a two bit comparator : The logic diagram for the 2-bit digital comparator is shown in figure. 3. (a) Fig.: Logic diagram for 2-bit comparator. Monostable Multivibrator using 555 Timer The monostable multivibrator has only one stable state and one quasi stable state and it requires triggering. It is often called as oneshot multivibrator. It is a pulse generating circuit in which the duration of the pulse is determined by the RC network connected externally to the timer circuit. The following figure shows the arrangement for monostable multivibrator. (a) Operation Monostable multivibrator has one quasi-stable (unstable) state and one stable state. In the stable state output is at ground potential (0V). This is because the Flip Flop output holds the transistor Q ON [Because SET(s) is low] and thus capacitor C is shorted out to ground. 8 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
9 Prelim Question Paper Solution (b) Circuit diagram V CC R A IC (c) Waveforms However upon application of a negative trigger pulse to pin 2, and when this Trigger Input Output W/F Capacitor voltage C 0.0 F (C) negative trigger pulse goes below 3 V CC. The lower comparator (LC) output (s) becomes HIGH. Thus Q will be 0 and output will be high. This Q will make transistor Q OFF and short circuit across capacitor (C) is released. The capacitor C now starts charging up towards V CC through R A. 3 2 Output Fig. (a) : Pin diagram monostable multivibrator T Trigger input V CC V 3 CC 0 + V CC t p V CC V CC V CC 2 = V 3 CC Fig. (b) : Input and output waveforms 0 V V CC 0 V 0 V 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 9
10 : S.E. ADC However when the voltage across the capacitor equals 2 3 V CC. Comparator (UC) output switches from low to high, [R = ] which in turn drives the output to its low state via the output of the Flip Flop. At the same time, the output of the Flip Flop turns transistors Q ON and hence capacitor C rapidly discharges through the transistor. The output of the monostable remains low until a trigger pulse is again applied. Then the cycle repeats. Fig. (b) shows the trigger input, output voltage and capacitor voltage waveforms. 3. (b) Master Slave JK Flip Flop : ) Figure shows the master slave JK flip flop. 2) It is a combination of a clocked JK latch and clocked SR latch. 3) The clocked JK latch as the master and the clocked SR latch acts as the slave. 4) Master is positive level triggered. But due to the presence of the inverter in the clock line, the slave will respond to the negative level. 5) Hence when the clock = 0 (low level) the slave is active and the master is inactive. Fig. : Master slave JK FF 6) Table gives truth table of master slave JK flip flop. Table : Truth table of master slave JK FF Case Inputs Outputs Remark CLK J K Q n+ Q n+ I 0 0 Q n Q n No change II () 0 0 Q n Q n No change III () 0 0 Reset IV () 0 0 Set V () Q n Q n Toggle Operation : We will discuss the operation of the master slave JK FF with reference to its truth table. We must always remember one important thing that in the positive half cycle of the clock, the master is active and in the negative half cycle, the slave is active. This is shown in figure /Engg/SE/Pre Pap/203/INFT/ADC_Soln
11 Prelim Question Paper Solution Case I : Clock = x, J = K = 0 i) For clock =, the master is active, slave inactive. As J = K = 0. Outputs of master i.e. Q and Q will not change. Hence the S and R inputs to the slave will remain unchanged. ii) As soon as clock = 0, the slave becomes active and master is inactive. But since the S and R inputs have not changed, the slave outputs will also remain unchanged. The outputs will no change if J = K = 0 Case II : Clock =, J = K = 0 This condition has been already discussed in case I. Case III: Clock =, J = 0 and K = Clock = : Master active, slave inactive. Outputs of the master become Q = 0 and Q =. That means S = 0 and R = Clock = 0 : Slave active, master inactive. Outputs of the slave become Q = 0 and Q = Again if clock = : Master active, slave inactive. Even with the changed outputs Q = 0 and Q = fed back to master, its output will Q = 0 and Q =. That means S = 0 and R =. Hence with clock = 0 and slave becoming active, the outputs of slave will remain Q = 0 and Q =. Thus we get a stable output from the Master slave. Case IV : CLK =, J =, K = 0 Clock = : Master active, slave inactive. Outputs of master become Q = and Q = 0 i.e. S =, R = 0. Clock = 0 : Master inactive, slave active. Outputs of slave become Q = and Q = 0. Again if clock = then it can be shown that the outputs of the slave are stabilized to Q = and Q = 0. Fig. 2 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
12 : S.E. ADC Case V : CLK =, J =, K = Clock J K Master output Q or S Slave output Q or R Slave output Q Fig. 3 : Waveforms of master slave JK flip flop Clock = : Master active, slave inactive. Outputs of master will toggle. So S and R also will be inverted. Clock = 0 : Master inactive, slave active. Outputs of the slave will toggle. These changed output are returned back to the master inputs. But since clock = 0, the master is still inactive. So it does not respond to these changed outputs. This avoids the multiple toggling which leads to the race around condition. Thus the master slave flip flop will avoid the rave around condition. The waveforms for the master slave flipflop are shown in figure 3. Observations from the waveforms : We can make the following important observations from the waveforms of the master slave JK FF. The slave always follows the master, after a delay of half cycle clock period. The multiple toggling or the race around condition is successfully avoided. 2 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
13 4. (a) Prelim Question Paper Solution Bidirectional shift register : ) If a binary number is shifted left by one position then it is equivalent to multiplying the original number by 2. Similarly if a binary number is shifted right by one position then it is equivalent to dividing the original number by 2. 2) Hence if we want to use the shift register to multiply and divide the given binary number, then we should be able to move the data in either left or right direction. 3) Such a register is called as a bi-directional register. A four bit bi-directional shift register is shown in figure. 4) There are two serial inputs namely the serial right shift data input D R and the serial left shift data input D L alongwith a Mode select input (M). Serial shift right input D R CLK CLR Fig.: A 4-bit bi-directional shift register Serial shift left input D L 5) Operation : With M = : Shift right operation i) If M =, then the AND gates, 3, 5 and 7 are enabled whereas the remaining AND gates 2, 4, 6 and 8 will be disabled. ii) Hence the data at D R (shift right input) is shifted to right bit by bit from FF-3 to FF-0 on the application of clock pulses. iii) Thus with M = we get the serial right shift operation. With M = 0 : Shift left operation i) When the mode control M is connected to 0 then the AND gates 2, 4, 6 and 8 are enabled while, 3, 5, 7 are disabled. ii) Hence the data at D L (shift left input) is shifted left bit by bit from FF-0 to FF-3 on application of the clock pulses. iii) Thus with M = 0 we get the serial left shift operation. iv) Note that M should be changed only when CLK = 0, otherwise the data stored in the register may be altered. Applications of Shift Registers : ) For temporary data storage 2) For multiplication and division 3) As a delay line 4) Serial to parallel coverter. 5) Parallel to serial converter 6) Ring counter 7) Twisted ring counter or Johnson counter 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 3
14 : S.E. ADC 4. (b) 5. (a) Features of VHDL (Derived from Capablities) VHDL has powerful constructs VHDL language supports hierarchy(i.e modelled using a set of interconnected components) VHDL is not case sensitive VHDL supports both synchronous and asynchronous timing models. Concurrency timing and clocking can be modeled using VHDL VHDL is target independent VHDL supports design library VHDL has flexible design methodologies i.e. TOP DOWN, BOTTOM UP, MIXED The logical behavior and timing behavior of the design can be modeled using VHDL. VHDL is not technology specific i.e. VHDL is not dependent on the specific manufacturer i.e. XILINX or LATTICE. VHDL s technology specific feature allows to specify components from various vendors VHDL also allows the user to specify his own data type and component. Stability/Instability factors I = f(i,v, ) C CO BE I CO is temperature dependent, I CO increases with temperature, it doubles for every 0C rise in temperature. V BE is temperature dependent, V BE decreases with temperature, it decreases by 2.5 mv/c. varies from device to device, also increases by % for every C rise in temperature. Hence with changes in I CO, V BE and, I C of a transistor can change. The change in I C with respect to above three parameters are measured in terms of stability / instability factor. Lower the value of these parameters, better the stability of the biasing circuit. a) Temperature stability factor S I /S It is defined as the ratio of the change in the collector current to the change in the leakage current, keeping and V BE constant. S I = IC,, V BE constant. I CO b) Voltage stability factor S V /S It is defined as the ratio of the change in the collector current to the change in the base emitter voltage keeping I CO and constant. IC S V = V, I CO, constant. BE 4 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
15 Prelim Question Paper Solution c) stability factor S /S It is defined as the ratio of the change in the collector current to the change in the value of, keeping I CO and V BE constant. 5. (b) S = I C, I CO, V BE constant. the total change in I C is given by I C = SI I CO + SV V BE + S Expression for S I By definition, I S I = C ICO I C = B,, V BE constant. In a transistor, I + ( + ) I CBO I CBO I CO I C = I B + ( + ) I CO Differentiate with respect to I C IB ICO = ( ) IC IC IB = ( + ) IC SI S I = IB I F (A, B, C, D) = m (0,, 5, 7, 8, 3, 4,7) Truth table : D 0 D D 2 D 3 AB AB AB A B D 0 = AB AB = B(AA) D 0 = B D = A B AB AB = A(BB)AB = A AB D = AB D 2 = A B D 3 = AB C The variables C, D are applied to select lines S, S 0 respectively. 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 5
16 : S.E. ADC Realization using gates B D 0 6. (a) C THE INVERTING AMPLIFIER The inverting amplifier circuit is as shown in Figure. R R R V I + (a) (b) Fig. : Inverting amplifier and its circuit model for analysis Analysis : Referring to the equivalent circuit of (b), we have v p = 0 () To find V N : Let V 0 be grounded R2 V N = VI (2) (R R 2) Now consider only V 0 be present in the circuit, R V N 2 = V0 (3) (R R ) 2 By superposition principle, V = V V N A N N2 R 2 = VI V0 (RR) 2 (RR) 2 Now v0 a(vp v N) yields V 0 = a VI V0 R R 2 R2 R V0 Solving for ratio and rearranging, V I + R V V D D 2 D : MUX S S 0 D + + av D V V N R (4) (5) F V 6 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
17 Prelim Question Paper Solution V0 R2 A = = V I R (6) R2 R a The above equation reveals that the circuit of figure (a) is an amplifier with gain A. However, the gain A is negative indicating that the polarity of V 0 will be opposite to that of V I. Hence, the circuit is referred to as inverting amplifier. 6. (b) IDEAL CHARACTERISTICS OF OPAMP An ideal opamp exhibits the following electrical characteristics. (a) Infinite voltage gain (b) Infinite input resistance R i, so that any signal source can drive it and there is no loading of the preceding stage. (c) Zero output resistance R 0, so that output can drive an infinite number of other devices. (d) Zero offset voltage, hence can be direct coupled. (e) Infinite BW, so that frequencies from 0 to Hz can be amplified without attenuation. (f) Infinite CMRR, so that common mode noise is zero. (g) Infinite slew rate, so that output voltage changes simultaneously with input. 6. (c) Introduction to SE\NE 555 Timer IC The 555 timer is a highly stable device used to produce a delay of few microseconds to several hours. It is used in applications such as oscillators, pulse generators, ramp and square wave generators, astable and monostable multivibrators, traffic light control and burglar alarms, DC to DC conveter, Digital logic probes, Analog frequency meter, temperature measurement and control, voltage regulator etc. Features of Timer IC 555 ) It is available in 8 pin metal can, an 8 pin mini DIP. or a 4 pin DIP. package. 2) It operates on supply voltage between +5V to +8V. 3) Adjustable duty cycle. 4) It can be used to provide a delay time from few microseconds to several hours. 5) Capacity to source or sink current of 200 ma. 6) Output can drive TTL, CMOS logic families. 7) It has high temperature stability and is designed to operate in the temperature range of 55C to 25C. 8) It is basically operated in two modes. i.e. either as a monostable (one shot) multivibrator or as an astable (free running) multivibrator. 9) 555 timer is reliable, low cost, easy to design like general purpose OP-AMP 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 7
18 : S.E. ADC Block Diagram 8 + V CC Threshold V CC Control 0 Discharge Function of each pin of 555 Timer Pin : Ground : All voltages are measured with respect to this terminal Pin 2 : Trigger : When the trigger terminal voltage goes below /3 V cc, the lower comparator output switches high, flip flop is set, Q = 0,the output of timer becomes high, the discharge transistor turns off, the external timing capacitor starts charging. Pin 3 : Output : There are two ways a load can be connected to output terminal. () Between pin no. 3 and supply voltage. (2) Between pin no. 3 and ground V CC 6 5 Trigger k 2/3 V CC UC 5 k /3 V CC LC 5 k output = (V CC ) I Q Ground RL Sourcing current R S Q n V ref Q 2 buffer Inverter Functional Block Diagram of 555 IC Timer V CC Reset 3 Output I output = 0 Sinking current RL When the output is low, the load current flows through the load connected between pin 3 and V CC into the output terminal and is called sink current. However, when the output is low, the current flowing through the grounded load is zero for this reason the load connected between pin 3 and V CC is called 8 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln
19 6. (d) Prelim Question Paper Solution normally ON load and that connected between pin 3 and ground is called normally OFF load. Similarly when the output is high current through normally ON load connection will be zero. Since both the pins are at equipotential. Whereas the output terminal supplies current to the normally OFF load this current is called the source current. The maximum value of sink or source current is 200 ma. T Flip Flop to D Flip Flop Conversion Step : Write the truth table : The truth table is as given in Table. Table : Truth table for T FF to D FF conversion Inputs Output D Previous state Next state Q n+ T Q n Step 2 : K maps simplification and logic diagram : The K map is shown in Figure (a) and the logic diagram is given in Figure (b). For output T Q n D D Q T = DQn DQn T = D Qn (a) K map for D output n D Q n D T Given T FF CLK (b) Logic diagram of T to D flip flop conversion Q Q D flip flop Outputs 3/Engg/SE/Pre Pap/203/INFT/ADC_Soln 9
Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution
S.E. Sem. III [ETRX] Digital Circuits and Design Prelim uestion Paper Solution. (a) Static Hazard Static hazards have two cases: static and static. static- hazard exists when the output variable should
More informationVidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution
. (a) (i) ( B C 5) H (A 2 B D) H S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution ( B C 5) H (A 2 B D) H = (FFFF 698) H (ii) (2.3) 4 + (22.3) 4 2 2. 3 2. 3 2 3. 2 (2.3)
More informationS.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate
More informationS.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques
S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)
Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor
More informationVidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B
. (a). (b). (c) S.E. Sem. III [EXTC] igital Electronics Prelim Question Paper Solution ABC ABC ABC ABC ABC ABC ABC ABC = B LHS = ABC ABC ABC ABC ABC ABC ABC ABC But ( ) = = ABC( ) ABC( ) ABC( ) ABC( )
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC 27001 2005 Certified) SUMMER 14 EXAMINATION Model Answer Subject Code : 17320 Page No: 1/34 Important Instructions to examiners: 1)
More informationSample Test Paper - I
Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output
More informationChapter 7. Sequential Circuits Registers, Counters, RAM
Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage
More informationLab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1
Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)
WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given
More informationon candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.
WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given
More informationFundamentals of Boolean Algebra
UNIT-II 1 Fundamentals of Boolean Algebra Basic Postulates Postulate 1 (Definition): A Boolean algebra is a closed algebraic system containing a set K of two or more elements and the two operators and
More informationSUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationSequential vs. Combinational
Sequential Circuits Sequential vs. Combinational Combinational Logic: Output depends only on current input TV channel selector (-9) inputs system outputs Sequential Logic: Output depends not only on current
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationCHW 261: Logic Design
CHW 26: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Digital Fundamentals Digital Concepts Slide 2 What?
More informationSIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER
SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU 534 007 DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING DIGITAL
More informationEET 310 Flip-Flops 11/17/2011 1
EET 310 Flip-Flops 11/17/2011 1 FF s and some Definitions Clock Input: FF s are controlled by a trigger or Clock signal. All FF s have a clock input. If a device which attempts to do a FF s task does not
More informationELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering
More informationMOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3
MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter
More informationEE40 Lec 15. Logic Synthesis and Sequential Logic Circuits
EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html
More informationDepartment of Electrical & Electronics EE-333 DIGITAL SYSTEMS
Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS 1) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (a) X -Y and (b) Y - X using 2's complements. a) X = 1010100
More informationvidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A
More informationENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)
ENGR4 Test A Fall 5 ENGR4 Fall 5 Test A Name Section Question (5 points) Question (5 points) Question (5 points) Question 4 (5 points) Total ( points): Please do not write on the crib sheets. On all questions:
More informationSynchronous Sequential Logic
1 IT 201 DIGITAL SYSTEMS DESIGN MODULE4 NOTES Synchronous Sequential Logic Sequential Circuits - A sequential circuit consists of a combinational circuit and a feedback through the storage elements in
More informationUnit 7 Sequential Circuits (Flip Flop, Registers)
College of Computer and Information Sciences Department of Computer Science CSC 220: Computer Organization Unit 7 Sequential Circuits (Flip Flop, Registers) 2 SR Flip-Flop The SR flip-flop, also known
More informationBoolean Algebra and Digital Logic 2009, University of Colombo School of Computing
IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of
More informationSequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science
Sequential Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design Sequential Logic Combinational circuits with memory
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationDigital Electronics Circuits 2017
JSS SCIENCE AND TECHNOLOGY UNIVERSITY Digital Electronics Circuits (EC37L) Lab in-charge: Dr. Shankraiah Course outcomes: After the completion of laboratory the student will be able to, 1. Simplify, design
More informationSchedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.
Schedule Date Day Class No. Dec Mon 25 Final Review 2 Dec Tue 3 Dec Wed 26 Final Review Title Chapters HW Due date Lab Due date LAB 8 Exam 4 Dec Thu 5 Dec Fri Recitation HW 6 Dec Sat 7 Dec Sun 8 Dec Mon
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
DEPARTMENT: ECE MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 QUESTION BANK SUBJECT NAME: DIGITAL ELECTRONICS UNIT : Design of Sequential Circuits PART A ( Marks). Draw the logic diagram 4: Multiplexer.(AUC
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 DEPARTMENT: EEE QUESTION BANK SUBJECT NAME: DIGITAL LOGIC CIRCUITS SUBJECT CODE: EE55 SEMESTER IV UNIT : Design of Synchronous Sequential Circuits PART
More informationDigital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)
1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels
More informationDHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN
DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I : BOOLEAN ALGEBRA AND LOGIC GATES PART - A (2 MARKS) Number
More information3 Logic Function Realization with MSI Circuits
3 Logic Function Realization with MSI Circuits Half adder A half-adder is a combinational circuit with two binary inputs (augund and addend bits) and two binary outputs (sum and carry bits). It adds the
More informationKUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE
Estd-1984 KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE 641 006 QUESTION BANK UNIT I PART A ISO 9001:2000 Certified 1. Convert (100001110.010) 2 to a decimal number. 2. Find the canonical SOP for the function
More informationGates and Flip-Flops
Gates and Flip-Flops Chris Kervick (11355511) With Evan Sheridan and Tom Power December 2012 On a scale of 1 to 10, how likely is it that this question is using binary?...4? What s a 4? Abstract The operation
More informationHold Time Illustrations
Hold Time Illustrations EE213-L09-Sequential Logic.1 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential Logic.2 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential
More informationLecture 9: Digital Electronics
Introduction: We can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest: nalog: The voltage can
More informationDigital Electronic Meters
Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group
More informationUnit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4
Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 4.1.1 Signal... 4 4.1.2 Comparison of Analog and Digital Signal... 7 4.2 Number Systems... 7 4.2.1 Decimal Number System... 7 4.2.2 Binary
More informationWORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of
27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +
More informationS.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : Q.(a) (i) () (2) s COMPLEMENT s COMPLEMENT 2s COMPLEMENT 2s COMPLEMENT + Q.(a) (ii) ()
More informationNTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch
NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch Description: The NTE74177 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001-2005 Certified) Subject Code: 12069 SUMMER 13 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should
More informationNTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch
NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch Description: The NTE74176 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 23, 2017 Energy and Power Optimization, Design Space Exploration, Synchronous MOS Logic Lecture Outline! Energy and Power Optimization
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering SEQUENTIAL CIRCUITS: LATCHES Overview Circuits require memory to store intermediate
More informationS.E. Sem. III [ETRX] Digital Circuit Design. t phl. Fig.: Input and output voltage waveforms to define propagation delay times.
S.E. Sem. III [ETRX] Digital ircuit Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80. Solve following : [20].(a) Explain characteristics of logic families. [5] haracteristics of logic families are
More informationCHAPTER 7. Exercises 17/ / /2 2 0
CHAPTER 7 Exercises E7. (a) For the whole part, we have: Quotient Remainders 23/2 /2 5 5/2 2 2/2 0 /2 0 Reading the remainders in reverse order, we obtain: 23 0 = 0 2 For the fractional part we have 2
More informationGMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationRoger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill
Digital Electronics Principles & Applications Sixth Edition Roger L. Tokheim Chapter 8 Counters 2003 Glencoe/McGraw-Hill INTRODUCTION Overview of Counters Characteristics of Counters Ripple Up Counter
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Introduction Logic Gates Boolean Algebra Map Specification Combinational Circuits Flip-Flops Sequential Circuits Memory Components Integrated Circuits Digital Computers 2 LOGIC GATES
More informationPGT104 Digital Electronics. PGT104 Digital Electronics
1 Part 6 Sequential Logic ircuits Disclaimer: Most of the contents (if not all) are extracted from resources available for Digital Fundamentals 10 th Edition 2 Basic Shift Register Operations A shift register
More informationHCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER
4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER 4 STAGE CLOCKED SHIFT OPERATION SYNCHRONOUS PARALLEL ENTRY ON ALL 4 STAGES JK INPUTS ON FIRST STAGE ASYNCHRONOUS TRUE/COMPLEMENT CONTROL ON ALL OUTPUTS STATIC
More informationComputers also need devices capable of Storing data and information Performing mathematical operations on such data
Sequential Machines Introduction Logic devices examined so far Combinational Output function of input only Output valid as long as input true Change input change output Computers also need devices capable
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL LOGIC
More informationVidyalankar. S.E. Sem. III [EXTC] Digital System Design. Q.1 Solve following : [20] Q.1(a) Explain the following decimals in gray code form
S.E. Sem. III [EXTC] Digital System Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80 Q.1 Solve following : [20] Q.1(a) Explain the following decimals in gray code form [5] (i) (42) 10 (ii) (17)
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning Sequential Logic Circuits November 2002 Naming Conventions In our text: a latch is level sensitive
More informationReg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering
Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common
More information(d) describe the action of a 555 monostable timer and then use the equation T = 1.1 RC, where T is the pulse duration
Chapter 1 - Timing Circuits GCSE Electronics Component 2: Application of Electronics Timing Circuits Learners should be able to: (a) describe how a RC network can produce a time delay (b) describe how
More informationA Guide. Logic Library
Logic A Guide To The Logic Library SystemView by ELANIX Copyright 1994-2005, Eagleware Corporation All rights reserved. Eagleware-Elanix Corporation 3585 Engineering Drive, Suite 150 Norcross, GA 30092
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationMODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques
MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word
More informationENGR-4300 Fall 2008 Test 3. Name SOLUTION. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points)
ENGR-4300 Fall 008 Test 3 Name SOLUTION Section (MR 8:00) (TF :00) (circle one) Question I (0 points) Question II (5 points) Question III (0 points) Question I (0 points) Question (5 points) Total (00
More informationDept. of ECE, CIT, Gubbi Page 1
Verification: 1) A.B = A + B 7404 7404 7404 A B A.B A.B 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 A B A B A + B 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1 1 1 0 0 0 2) A+B = A. B 7404 7404 7404 A B A+B A+B 0 0 0 1 0 1 1 0 1
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationUnit 3 Session - 9 Data-Processing Circuits
Objectives Unit 3 Session - 9 Data-Processing Design of multiplexer circuits Discuss multiplexer applications Realization of higher order multiplexers using lower orders (multiplexer trees) Introduction
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page of COE 22: Digital Logic Design (3--3) Term (Fall 22) Final Exam Sunday January
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationCHW 261: Logic Design
CHW 26: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Digital Fundamentals CHAPTER 8 Counters Slide 2 Counting
More informationDigital Circuits ECS 371
Digital Circuits ECS 371 Dr. Prapun Suksompong prapun@siit.tu.ac.th Lecture 18 Office Hours: BKD 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationDE58/DC58 LOGIC DESIGN DEC 2014
Q.2 a. In a base-5 number system, 3 digit representations is used. Find out (i) Number of distinct quantities that can be represented.(ii) Representation of highest decimal number in base-5. Since, r=5
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationHomework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker
Homework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker Note: + implies OR,. implies AND, ~ implies NOT Question 1: a) (4%) Use transmission gates to design a 3-input OR gate Note: There are
More informationENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)
ENGR400 Test S Fall 005 ENGR400 Fall 005 Test S Name solution Section uestion (5 points) uestion (5 points) uestion (5 points) uestion 4 (5 points) Total (00 points): Please do not write on the crib sheets.
More information( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function
Question Paper Digital Electronics (EE-204-F) MDU Examination May 2015 1. (a) represent (32)10 in (i) BCD 8421 code (ii) Excess-3 code (iii) ASCII code (b) Design half adder using only NAND gates. ( c)
More informationWritten reexam with solutions for IE1204/5 Digital Design Monday 14/
Written reexam with solutions for IE204/5 Digital Design Monday 4/3 206 4.-8. General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 08-7904487 Exam text does not have to be returned
More informationChapter 7 Logic Circuits
Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final
More informationDigital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)
P57/67 Lec9, P Digital Electronics Introduction: In electronics we can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit
More informationper chip (approx) 1 SSI (Small Scale Integration) Up to 99
Q.2 a. Classify the integration technology as per the scale of integration. Explain in brief the various steps involved in fabrication of monolithic IC. Scales of Integration (Basic) Various steps involved
More informationDigital Electronics I
References Digital Electronics I Katz, R.H. (2004). Contemporary logic design. Benjamin/Cummings. Hayes, J.P. (1993). Introduction to digital logic design. Addison-Wesley. Horowitz, P. & Hill, W. (1989).
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements:., Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University
More informationMODULE 5 Chapter 7. Clocked Storage Elements
MODULE 5 Chapter 7 Clocked Storage Elements 3/9/2015 1 Outline Background Clocked Storage Elements Timing, terminology, classification Static CSEs Latches Registers Dynamic CSEs Latches Registers 3/9/2015
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 20, 2018 Energy and Power Optimization, Design Space Exploration Lecture Outline! Energy and Power Optimization " Tradeoffs! Design
More informationF14 Memory Circuits. Lars Ohlsson
Lars Ohlsson 2018-10-18 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM
More informationUNIT II COMBINATIONAL CIRCUITS:
UNIT II COMBINATIONAL CIRCUITS: INTRODUCTION: The digital system consists of two types of circuits, namely (i) (ii) Combinational circuits Sequential circuits Combinational circuit consists of logic gates
More informationSAU1A FUNDAMENTALS OF DIGITAL COMPUTERS
SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS Unit : I - V Unit : I Overview Fundamentals of Computers Characteristics of Computers Computer Language Operating Systems Generation of Computers 2 Definition of
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 18 CMOS Sequential Circuits - 1 guntzel@inf.ufsc.br
More information3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value
EGC22 Digital Logic Fundamental Additional Practice Problems. Complete the following table of equivalent values. Binary. Octal 35.77 33.23.875 29.99 27 9 64 Hexadecimal B.3 D.FD B.4C 2. Calculate the following
More informationIntroduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010
EE 224: INTROUCTION TO IGITAL CIRCUITS & COMPUTER ESIGN Lecture 6: Sequential Logic 3 Registers & Counters 05/10/2010 Avinash Kodi, kodi@ohio.edu Introduction 2 A Flip-Flop stores one bit of information
More informationELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES
EC 216(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN
More information