High speed focused ion (and electron) beam nanofabrication

Size: px
Start display at page:

Download "High speed focused ion (and electron) beam nanofabrication"

Transcription

1 High speed focused ion (and electron) beam nanofabrication John Melngailis, Department of Electrical and Computer Engineering and Institute for Research in Electronics and Applied Physics University of MarylandCollege Park, MD Tel e mail: melng@umd.edu

2 Producing a Patterned dose of Ions (or Electrons) on the Surface Low fabrication rate vs. inflexible fabrication

3 Schematic of projection maskless patterning system (IMS) (or electron) IMS Vienna, Austria (25 years working on ion projection)

4 Projection Mask Less Lithography / Patterning PML2 PMLP Electron Source programmable Aperture Plate System Ion Source 200x 5 kev Reduction Electron Beam Optics Wafer Stage 50 kev 22nm hp node Projection Mask-Less Lithography < 4µm < 4 µm 200x < 20 nm IMS Vienna, Austria Stage 200x Reduction Ion Beam Optics 5-50 kev < 20nm Direct Projection Mask-Less Patterning

5 Why do this? maskless lithography (exposure of resist) eliminate high cost of mask* low volume chip making resistless nanofabrication non planar geometries in situ processing * Or make the mask cheaper (IMS NuFlare)

6 Schematic of projection maskless patterning system (IMS) any ion! Key IMS Vienna, Austria (25 years working on ion projection)

7 Programmable aperture plate concept I.L. Berry, A.A.Mondelli, J.Nichols, J.Melngailis, J.Vac.Soc.Technol. B15, 2382 (1997)

8 APS programmable Aperture Plate Systemare Redundancy Redundancy Redundancy Redundancy Redundancy Layer Substrate Layer Layer Substrate Substrate Layer Substrate Layer Layer Substrate Substrate High Redundancy

9 First functional CMOS-APS (Dec 9, 2008) Si Base Plate 43,008 programmable apertures (within 5.76mm x 6.73mm field) Blanking Plate with integrated CMOS electronics Aperture Plate with 43, µm x 3.75µm openings (beneath) Fraunhoffer Institut Siliziumtechnologie

10 Projection maskless patterning system (IMS) IMS Nanofabrication Vienna, Austria

11 15 kev electron exposure of 50nm thick HSQ resist with 200x reduction 22nm hp 32nm hp 45nm hp 16nm hp

12 10keV Hydrogen ion beam exposure of 20nm HSQ resist 25 µc/cm 2 16 nm hp 32 nm hp 32 nm hp 16 nm hp Center of 25µm x 25µm exposure field Corner of 25µm x 25µm exposure field

13 1st PMLP results with programmable APS (4k beams) 10keV Argon ion beam greytone, 5 µc/cm² Pattern Design GDSII Exposure in 20nm non-car Data Preparation* 33nm * Data Preparation was done with Layout Beamer Software from GenISys

14 Shapes milled with multibeam system at IMS Si GaAs E.Platzgummer,, H. Loeschner,, G. Gross

15 Milling rate 1.9min/10 3 μm 3 22 hr./10 3 μm 3 with 20pA FIB

16 CHARPAN Tool: Blur vs. 10 & 20 kev H + and Ar + Beam Current Blur [FWHM] = σ Blur [nm] Total Blur 10 kev Ar + 20 kev Ar kev H + 20 kev H Current through optical column [na] From H. Loeschner IMS Nanofabrication, Vienna

17 Main limitation to maximum beam current: Stochastic blur introduced at the beam crossover with a waist diameter D A.Weidenhauser, R.Spehr, H.Rose, Optik, 69, 126 (1984)

18 Beam current 1 μa* (200keV) Ion Atomic mass Exposure rate Exposure rate for dose of 3x10 13 /cm 2 (resist exposure and implantation) Exposure rate for dose of /cm 2 (grow, or remove film e.g. Si 0.1μm thick, Y = 5 atoms/ion) H+ 1 5 sec/ cm min./mm a) Ar a) Kr na** (50keV) H min/mm 2 (29.6 min /10 5 μm 3) 14 a) Ar (1.9min/10 3 μm 3) 9.8 a) Kr (2.7min/10 3 μm 3) * I.L. Berry, A.A.Mondelli, J.Nichols, J.Melngailis, J.Vac.Soc.Technol. B15, 2382 (1997) ** E. Platzgumer, H.Loeschner, G.Gross, SPIE Photomask, BACUS (Monterey, CA, Sept. 2007) &, J. Vac. Sci. Technol. B26, 2059 (2008) a) Scaled using WSR formula.

19 Resistless Fabrication: Electrons vs. Ions electrons: min. beam diam. <1nm current ~10pA to μa direct material alteration beam induced chemistry, with precursor gas deposition etching ions: min. beam diam. ~5 10nm current ~ 5pA 10nA milling beam induced chemistry with precursor gas deposition etching implantation

20 Why use electron rather than ion beam induced deposition? no implantation of substrate, no lattice damage or sputtering easy and accurate placement (SEM)

21 Contacts to carbon nanotubes by electron beam induced deposition of gold T. Brintlinger, M. Fuhrer, J. Melngailis, UMd I. Utke, T. Bret, P. Hoffmann. EPFL P. Doppelt, CNRS, Paris J.Vac. Sci. Technol. B23, 3174 (2005)

22 Precursor gases used with electron beams for UMd Projects: - C 9 H 17 Pt- (methylcyclopentadienyl)trimethyl platinum (high concentration of carbon in high resistivity deposit) - AuClPF 3 - very unstable, - but low resistivity deposit, - successfully made good contacts to carbon nanotubes (at EPFL) -Pt(PF 3 ) 4 -new tetrakis (trifluoro phosphene) platinum John D. Barry, Matthew Ervin, Jay Molstad, Alma Wickenden, Todd Brintlinger, Patrik Hoffmann and John Melngailis, J.Vac Sci. Technol. B24 (2006)

23 A Pt line 80 nm wide deposited from Pt(PF 3 ) 4 across four gold fingers Lowest Resistivity μΩcm The beam current was 65pA. The center-to-center spacing of the four gold fingers is 13μm. The length of the line across the four fingers is 42μm. This structure is used to measure the resistance and resistivity of the deposit.

24 Platinum pillar The pillar is grown in 10 min. using a stationary beam with a current of 2.8nA.

25 Ion beam implantation (maskless, resistless) vary dose from device to device on the same chip vary dose within a device, e.g. doping gradient

26 RFID Tag read only memory Laser Cut Links Laser Cut Links (also EM Microelectronic)

27 I DSat / I DSat0 Ids/Ids Normalized I DSat vs. Dose, Ids NMOS vs Dose B 50 kev As 170 kev Ar 60 kev Ga 130 kev E E+11 1.E+12 1.E+13 1.E+14 Dose (ion/cm^2) Source-drain current vs. ion dose at V T + 2v For NMOS and PMOS I DSat Ids/Ids0 / I DSat I DSat vs. Dose, PMOS Normalized Ids vs Dose B 50 kev As 170 kev Ar 60 kev Ga 130 kev E E+11 1.E+12 1.E+13 1.E+14 Dose (ion/cm^2) )

28 Wafers-per-hour calculation assuming single Ga beam 0.8X0.8mm chip. 120 Transistor channels/chip 200mm wafer Transistor channels 1μm x 2μm Implanted area, alignment not critical 6μm

29 Wafers per hour calculation, (contd.) 3 x 10 4 chips/200mm wafer 3.6 x 10 6 transistors/wafer, 3μm 2 ea. area to implant 100pA ion current in beam ( ~ 6 x 10 8 ions/sec.) dose needed = ions/cm 2 or 3 x 10 4 ions/transistor or 50μsec/ transistor or 180 sec.(3 min) beam-on time per wafer assume write-on-the-fly, double beam-on time to 6min. stage speed 8cm/sec.

30 Examples of devices made using FIB implantation BJT s with gradients in base (Motorola) MOSFETs with gradients in channel (Hitachi, Cambridgu U. MIT) CCD s with gradient in channels (MIT) Flash A/D converters (Hughes) Tunable Gunn diodes (MIT)

31 Tunable Gunn diode with gradient of doping in GaAs H. J. Lezec, et. al. IEEE Trans. El. Dev. Letters, Vol. 9, 476 (1988)

32 Opportunities and challenges identify new applications understand and develop processes (e.g. features produced wider than beam diameter) develop ion sources, various species develop aperture plate

33 Summary new electronic or ion multibeam systems writing speeds 1000x or more faster than single focus beam systems resist exposure (dose /cm 2 to /cm 2 ) and implantation (e.g.rfid tags and other devices) doable on wafer scale material addition and the removal is key to in situ processing over more limited areas (electrons or ions)

Chapter 3. Focused Ion Beam Fabrication

Chapter 3. Focused Ion Beam Fabrication Chapter 3. Focused Ion Beam Fabrication Academic and Research Staff Dr., Professor Dimitri A. Antoniadis, Professor Carl V. Thompson III, Patricia G. Blauner, Mark I. Shepard Dr. Collaborating Scientists

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Fabrication Technology, Part I

Fabrication Technology, Part I EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:

More information

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems

More information

Direct-Write Deposition Utilizing a Focused Electron Beam

Direct-Write Deposition Utilizing a Focused Electron Beam Direct-Write Deposition Utilizing a Focused Electron Beam M. Fischer, J. Gottsbachner, S. Müller, W. Brezna, and H.D. Wanzenboeck Institute of Solid State Electronics, Vienna University of Technology,

More information

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of

More information

MSN551 LITHOGRAPHY II

MSN551 LITHOGRAPHY II MSN551 Introduction to Micro and Nano Fabrication LITHOGRAPHY II E-Beam, Focused Ion Beam and Soft Lithography Why need electron beam lithography? Smaller features are required By electronics industry:

More information

Nanoimprint Lithography

Nanoimprint Lithography Nanoimprint Lithography Wei Wu Quantum Science Research Advanced Studies HP Labs, Hewlett-Packard Email: wei.wu@hp.com Outline Background Nanoimprint lithography Thermal based UV-based Applications based

More information

ORION NanoFab: An Overview of Applications. White Paper

ORION NanoFab: An Overview of Applications. White Paper ORION NanoFab: An Overview of Applications White Paper ORION NanoFab: An Overview of Applications Author: Dr. Bipin Singh Carl Zeiss NTS, LLC, USA Date: September 2012 Introduction With the advancement

More information

EE143 LAB. Professor N Cheung, U.C. Berkeley

EE143 LAB. Professor N Cheung, U.C. Berkeley EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility

More information

Fig The electron mobility for a-si and poly-si TFT.

Fig The electron mobility for a-si and poly-si TFT. Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic

More information

IC Fabrication Technology

IC Fabrication Technology IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels

More information

A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain

A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0947 Available online at http://www.idealibrary.com on A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain

More information

Nanostructures Fabrication Methods

Nanostructures Fabrication Methods Nanostructures Fabrication Methods bottom-up methods ( atom by atom ) In the bottom-up approach, atoms, molecules and even nanoparticles themselves can be used as the building blocks for the creation of

More information

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated

More information

Introduction to Photolithography

Introduction to Photolithography http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is

More information

Highly charged ion beams applied to fabrication of Nano-scale 3D structures. Sadao MOMOTA Kochi University of Technology

Highly charged ion beams applied to fabrication of Nano-scale 3D structures. Sadao MOMOTA Kochi University of Technology Highly charged ion beams applied to fabrication of Nano-scale 3D structures Sadao MOMOTA Kochi University of Technology Introduction 1 Prospect of microscopic structures 2D Semiconductor 3D Ex. MEMS http://www.rise.waseda.ac.jp/proj/sci/s98s08/j-s98s08.html

More information

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion

More information

Accurate detection of interface between SiO 2 film and Si substrate

Accurate detection of interface between SiO 2 film and Si substrate Applied Surface Science 253 (2007) 5511 5515 www.elsevier.com/locate/apsusc Accurate detection of interface between SiO 2 film and Si substrate H.X. Qian a, W. Zhou a, *, X.M. Li b, J.M. Miao a, L.E.N.

More information

Fabrication at the nanoscale for nanophotonics

Fabrication at the nanoscale for nanophotonics Fabrication at the nanoscale for nanophotonics Ilya Sychugov, KTH Materials Physics, Kista silicon nanocrystal by electron beam induced deposition lithography Outline of basic nanofabrication methods Devices

More information

ION SOURCES FOR NANOFABRICATION AND HIGH RESOLUTION LITHOGRAPHY

ION SOURCES FOR NANOFABRICATION AND HIGH RESOLUTION LITHOGRAPHY ON SOURCES FOR NANOFABRCATON AND HGH RESOLUTON LTHOGRAPHY J. Melngailis,* University of Maryland, College Park, MD 20742-3511, USA Abstract on sources that are used to produce nanometer resolution patterns

More information

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes EE 434 Lecture 3 Basic Semiconductor Processes Devices in Semiconductor Processes Quiz 9 The top view of a device fabricated in a bulk CMOS process is shown in the figure below a) Identify the device b)

More information

Microelectronics Part 1: Main CMOS circuits design rules

Microelectronics Part 1: Main CMOS circuits design rules GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!

More information

nmos IC Design Report Module: EEE 112

nmos IC Design Report Module: EEE 112 nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the

More information

Thin Film Transistors (TFT)

Thin Film Transistors (TFT) Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with

More information

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the

More information

Keywords- Focused Ion Beams, Nanostructuring, Polymers, Functionalization, Electron Microscopy, Surface Modification

Keywords- Focused Ion Beams, Nanostructuring, Polymers, Functionalization, Electron Microscopy, Surface Modification THE USE OF FOCUSED ELECTRON AND ION BEAMS FOR THE FUNCTIONALIZATION AND NANOSTRUCTURING OF POLYMER SURFACES 1 MELTEM SEZEN, 2 FERAY BAKAN 1,2 SUNUM Sabanci University Turkey E-mail: 1 meltemsezen@sabanciuniv.edu,

More information

EE130: Integrated Circuit Devices

EE130: Integrated Circuit Devices EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)

More information

A Novel Self-aligned and Maskless Process for Formation of Highly Uniform Arrays of Nanoholes and Nanopillars

A Novel Self-aligned and Maskless Process for Formation of Highly Uniform Arrays of Nanoholes and Nanopillars Nanoscale Res Lett (2008) 3: 127 DOI 10.1007/s11671-008-9124-6 NANO EXPRESS A Novel Self-aligned and Maskless Process for Formation of Highly Uniform Arrays of Nanoholes and Nanopillars Wei Wu Æ Dibyendu

More information

Tilted ion implantation as a cost-efficient sublithographic

Tilted ion implantation as a cost-efficient sublithographic Tilted ion implantation as a cost-efficient sublithographic patterning technique Sang Wan Kim 1,a), Peng Zheng 1, Kimihiko Kato 1, Leonard Rubin 2, Tsu-Jae King Liu 1 1 Department of Electrical Engineering

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999 UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma

More information

MICRO AND NANOPROCESSING TECHNOLOGIES

MICRO AND NANOPROCESSING TECHNOLOGIES LECTURE 5 MICRO AND NANOPROCESSING TECHNOLOGIES Introduction Ion lithography X-ray lithography Soft lithography E-beam lithography Concepts and processes Lithography systems Masks and resists Chapt.9.

More information

Gaetano L Episcopo. Scanning Electron Microscopy Focus Ion Beam and. Pulsed Plasma Deposition

Gaetano L Episcopo. Scanning Electron Microscopy Focus Ion Beam and. Pulsed Plasma Deposition Gaetano L Episcopo Scanning Electron Microscopy Focus Ion Beam and Pulsed Plasma Deposition Hystorical background Scientific discoveries 1897: J. Thomson discovers the electron. 1924: L. de Broglie propose

More information

Dual Beam Helios Nanolab 600 and 650

Dual Beam Helios Nanolab 600 and 650 Dual Beam Helios Nanolab 600 and 650 In the Clean Room facilities of the INA LMA, several lithography facilities permit to pattern structures at the micro and nano meter scale and to create devices. In

More information

Overview of the main nano-lithography techniques

Overview of the main nano-lithography techniques Overview of the main nano-lithography techniques Soraya Sangiao sangiao@unizar.es Outline Introduction: Nanotechnology. Nano-lithography techniques: Masked lithography techniques: Photolithography. X-ray

More information

Fiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White

Fiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White Fiducial Marks for EUV mask blanks Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White Fiducial marks are laser scribed on 200 mm wafers to enable defect registration on metrology

More information

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures

More information

Chromeless Phase Lithography (CPL)

Chromeless Phase Lithography (CPL) Chromeless Phase Lithography (CPL) Chromeless Phase Lithography or CPL is a recent development in the area of phase shifting technology that is extending the perceived k 1 limits and has the potential

More information

Nova 600 NanoLab Dual beam Focused Ion Beam IITKanpur

Nova 600 NanoLab Dual beam Focused Ion Beam IITKanpur Nova 600 NanoLab Dual beam Focused Ion Beam system @ IITKanpur Dual Beam Nova 600 Nano Lab From FEI company (Dual Beam = SEM + FIB) SEM: The Electron Beam for SEM Field Emission Electron Gun Energy : 500

More information

Focused-ion-beam milling based nanostencil mask fabrication for spin transfer torque studies. Güntherodt

Focused-ion-beam milling based nanostencil mask fabrication for spin transfer torque studies. Güntherodt Focused-ion-beam milling based nanostencil mask fabrication for spin transfer torque studies B. Özyilmaz a, G. Richter, N. Müsgens, M. Fraune, M. Hawraneck, B. Beschoten b, and G. Güntherodt Physikalisches

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper

More information

Semiconductors. SEM and EDAX images of an integrated circuit. SEM EDAX: Si EDAX: Al. Institut für Werkstoffe der ElektrotechnikIWE

Semiconductors. SEM and EDAX images of an integrated circuit. SEM EDAX: Si EDAX: Al. Institut für Werkstoffe der ElektrotechnikIWE SEM and EDAX images of an integrated circuit SEM EDAX: Si EDAX: Al source: [Cal 99 / 605] M&D-.PPT, slide: 1, 12.02.02 Classification semiconductors electronic semiconductors mixed conductors ionic conductors

More information

Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout

Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout B.Doyle, J.Kavalieros, T. Linton, R.Rios B.Boyanov, S.Datta, M. Doczy, S.Hareland, B. Jin, R.Chau Logic Technology Development Intel

More information

Technologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by.

Technologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by. PROCEEDINGS OF SPIE Alternative Lithographic Technologies VII Douglas J. Resnick Christopher Bencher Editors 23-26 February 2015 San Jose, California, United States Sponsored by SPIE Cosponsored by DNS

More information

VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) SYLLABUS UNIT II VLSI CIRCUIT DESIGN PROCESSES: VLSI Design Flow, MOS Layers, Stick Diagrams, Design Rules and Layout, 2 m CMOS Design

More information

There's Plenty of Room at the Bottom

There's Plenty of Room at the Bottom There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope

More information

EE-612: Lecture 22: CMOS Process Steps

EE-612: Lecture 22: CMOS Process Steps EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process

More information

Techniken der Oberflächenphysik (Techniques of Surface Physics)

Techniken der Oberflächenphysik (Techniques of Surface Physics) Techniken der Oberflächenphysik (Techniques of Surface Physics) Prof. Yong Lei & Dr. Yang Xu (& Liying Liang) Fachgebiet 3D-Nanostrukturierung, Institut für Physik Contact: yong.lei@tu-ilmenau.de; yang.xu@tu-ilmenau.de;

More information

Focused Ion Beam Induced Local Tungsten Deposition

Focused Ion Beam Induced Local Tungsten Deposition Focused Ion Beam Induced Local Tungsten Deposition H. Langfischer, B. Basnar, E. Bertagnolli Institute for Solid State Electronics, Vienna University of Technology, Floragasse 7, 1040 ien, Austria H. Hutter

More information

EE410 vs. Advanced CMOS Structures

EE410 vs. Advanced CMOS Structures EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well

More information

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations Chapter 2 Process Variability Overview Parameter variability has always been an issue in integrated circuits. However, comparing with the size of devices, it is relatively increasing with technology evolution,

More information

Optical Proximity Correction

Optical Proximity Correction Optical Proximity Correction Mask Wafer *Auxiliary features added on mask 1 Overlay Errors + + alignment mask wafer + + photomask plate Alignment marks from previous masking level 2 (1) Thermal run-in/run-out

More information

Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage

Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage Wes Lukaszek Wafer Charging Monitors, Inc. 127 Marine Road, Woodside, CA 94062 tel.: (650) 851-9313, fax.: (650) 851-2252,

More information

Wafer bonding. Supplementary Figure 1. Conventional nanofluidic sealing process. (a) Selective sealing. (b) Wafer bonding. (c) Sacrificial etching.

Wafer bonding. Supplementary Figure 1. Conventional nanofluidic sealing process. (a) Selective sealing. (b) Wafer bonding. (c) Sacrificial etching. (a) (b) (c) Selective sealing Wafer bonding Sacrificial etching Supplementary Figure 1. Conventional nanofluidic sealing process. (a) Selective sealing. (b) Wafer bonding. (c) Sacrificial etching. Supplementary

More information

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance 1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:

More information

EE382M-14 CMOS Analog Integrated Circuit Design

EE382M-14 CMOS Analog Integrated Circuit Design EE382M-14 CMOS Analog Integrated Circuit Design Lecture 3, MOS Capacitances, Passive Components, and Layout of Analog Integrated Circuits MOS Capacitances Type of MOS transistor capacitors Depletion capacitance

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET

An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han

More information

Plasma Deposition (Overview) Lecture 1

Plasma Deposition (Overview) Lecture 1 Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication

More information

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as

More information

Single ion implantation for nanoelectronics and the application to biological systems. Iwao Ohdomari Waseda University Tokyo, Japan

Single ion implantation for nanoelectronics and the application to biological systems. Iwao Ohdomari Waseda University Tokyo, Japan Single ion implantation for nanoelectronics and the application to biological systems Iwao Ohdomari Waseda University Tokyo, Japan Contents 1.History of single ion implantation (SII) 2.Novel applications

More information

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,

More information

MOSFET SCALING ECE 663

MOSFET SCALING ECE 663 MOSFET SCALING Scaling of switches Moore s Law economics Moore s Law - #DRAM Bits per chip doubles every 18 months ~5% bigger chips/wafers ~5% design improvements ~50 % Lithography ability to print smaller

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD

More information

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

Changing the Dopant Concentration. Diffusion Doping Ion Implantation Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon

More information

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel

More information

Photoresist Profile. Undercut: negative slope, common for negative resist; oxygen diffusion prohibits cross-linking; good for lift-off.

Photoresist Profile. Undercut: negative slope, common for negative resist; oxygen diffusion prohibits cross-linking; good for lift-off. Photoresist Profile 4-15 Undercut: negative slope, common for negative resist; oxygen diffusion prohibits cross-linking; good for lift-off undercut overcut Overcut: positive slope, common to positive resist,

More information

Fabrication of Pt/Sr 2 (Ta 1-x,Nb x ) 2 O 7 /SiO 2 /Si Field-Effect Transistor for One-Transistor-Type Ferroelectric Random Access Memory

Fabrication of Pt/Sr 2 (Ta 1-x,Nb x ) 2 O 7 /SiO 2 /Si Field-Effect Transistor for One-Transistor-Type Ferroelectric Random Access Memory Proceedings of the 6th WSEAS International Conference on Microelectronics, Nanoelectronics, Optoelectronics, Istanbul, Turkey, May 27-29, 2007 37 Fabrication of Pt/Sr 2 (Ta 1-x,Nb x ) 2 O 7 /O 2 / Field-Effect

More information

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012 EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?

More information

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Supporting Online Material for

Supporting Online Material for www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.

More information

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i- EECS40 Spring 010 Lecture 1: Matching Elad Alon Dept. of EECS Offset V i+ V i- To achieve zero offset, comparator devices must be perfectly matched to each other How well-matched can the devices be made?

More information

Photomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT

Photomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT Photolithography Evolution 1 : Evolution 2 Photomasks Substrates: Type : thermal expansion Chrome Pellicles Mask: OPC and PSM Fabrication: E-Beam or Laser 3 Photomask Information Websites: http://www.photronics.com/internet/corpcomm/publications/basics101/basics.

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

2D Materials for Gas Sensing

2D Materials for Gas Sensing 2D Materials for Gas Sensing S. Guo, A. Rani, and M.E. Zaghloul Department of Electrical and Computer Engineering The George Washington University, Washington DC 20052 Outline Background Structures of

More information

Top down and bottom up fabrication

Top down and bottom up fabrication Lecture 24 Top down and bottom up fabrication Lithography ( lithos stone / graphein to write) City of words lithograph h (Vito Acconci, 1999) 1930 s lithography press Photolithography d 2( NA) NA=numerical

More information

Industrial Applications of Ultrafast Lasers: From Photomask Repair to Device Physics

Industrial Applications of Ultrafast Lasers: From Photomask Repair to Device Physics Industrial Applications of Ultrafast Lasers: From Photomask Repair to Device Physics Richard Haight IBM TJ Watson Research Center PO Box 218 Yorktown Hts., NY 10598 Collaborators Al Wagner Pete Longo Daeyoung

More information

Nanosphere Lithography

Nanosphere Lithography Nanosphere Lithography Derec Ciafre 1, Lingyun Miao 2, and Keita Oka 1 1 Institute of Optics / 2 ECE Dept. University of Rochester Abstract Nanosphere Lithography is quickly emerging as an efficient, low

More information

Semiconductor Memories

Semiconductor Memories Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

More information

3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004

3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm

More information

DC and AC modeling of minority carriers currents in ICs substrate

DC and AC modeling of minority carriers currents in ICs substrate DC and AC modeling of minority carriers currents in ICs substrate Camillo Stefanucci, Pietro Buccella, Maher Kayal and Jean-Michel Sallese Swiss Federal Institute of Technology Lausanne, Switzerland MOS-AK

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums

More information

Lithography and Etching

Lithography and Etching Lithography and Etching Victor Ovchinnikov Chapters 8.1, 8.4, 9, 11 Previous lecture Microdevices Main processes: Thin film deposition Patterning (lithography) Doping Materials: Single crystal (monocrystal)

More information

Three Approaches for Nanopatterning

Three Approaches for Nanopatterning Three Approaches for Nanopatterning Lithography allows the design of arbitrary pattern geometry but maybe high cost and low throughput Self-Assembly offers high throughput and low cost but limited selections

More information

Manufacturable AlGaAs/GaAs HBT Implant Isolation Process Using Doubly Charged Helium

Manufacturable AlGaAs/GaAs HBT Implant Isolation Process Using Doubly Charged Helium Manufacturable AlGaAs/GaAs HBT Implant Isolation Process Using Doubly Charged Helium ABSTRACT Rainier Lee, Shiban Tiku, and Wanming Sun Conexant Systems 2427 W. Hillcrest Drive Newbury Park, CA 91320 (805)

More information

EE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2014 C. Nguyen PROBLEM SET #4

EE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2014 C. Nguyen PROBLEM SET #4 Issued: Wednesday, Mar. 5, 2014 PROBLEM SET #4 Due (at 9 a.m.): Tuesday Mar. 18, 2014, in the EE C247B HW box near 125 Cory. 1. Suppose you would like to fabricate the suspended cross beam structure below

More information

Sub-5 nm Patterning and Applications by Nanoimprint Lithography and Helium Ion Beam Lithography

Sub-5 nm Patterning and Applications by Nanoimprint Lithography and Helium Ion Beam Lithography Sub-5 nm Patterning and Applications by Nanoimprint Lithography and Helium Ion Beam Lithography Yuanrui Li 1, Ahmed Abbas 1, Yuhan Yao 1, Yifei Wang 1, Wen-Di Li 2, Chongwu Zhou 1 and Wei Wu 1* 1 Department

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet

More information

Nanostrutture a confinamento quantistico elettronico: i quantum dot

Nanostrutture a confinamento quantistico elettronico: i quantum dot Nanostrutture a confinamento quantistico elettronico: i quantum dot Massimo De Vittorio National Nanotechnology Laboratories of CNR-INFM ISUFI - Università del Salento massimo.devittorio@unile.it Outline

More information

Lab1. Resolution and Throughput of Ion Beam Lithography.

Lab1. Resolution and Throughput of Ion Beam Lithography. 1 ENS/PHY463 Lab1. Resolution and Throughput of Ion Beam Lithography. (SRIM 2008/2013 computer simulation) Objective The objective of this laboratory work is to evaluate the exposure depth, resolution,

More information

EE C245 ME C218 Introduction to MEMS Design Fall 2007

EE C245 ME C218 Introduction to MEMS Design Fall 2007 EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 5: ALD,

More information

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.

More information

Nano fabrication by e-beam lithographie

Nano fabrication by e-beam lithographie Introduction to nanooptics, Summer Term 2012, Abbe School of Photonics, FSU Jena, Prof. Thomas Pertsch Nano fabrication by e-beam lithographie Lecture 14 1 Electron Beam Lithography - EBL Introduction

More information

Development of void-free focused ion beam-assisted metal deposition process for subhalf-micrometer high aspect ratio vias

Development of void-free focused ion beam-assisted metal deposition process for subhalf-micrometer high aspect ratio vias Development of void-free focused ion beam-assisted metal deposition process for subhalf-micrometer high aspect ratio vias Valery Ray, a) Nicholas Antoniou, Neil Bassom, Alex Krechmer, and Andrew Saxonis

More information

Vulnerabilities in Analog and Digital Electronics. Microelectronics and Computer Group University of Maryland & Boise State University

Vulnerabilities in Analog and Digital Electronics. Microelectronics and Computer Group University of Maryland & Boise State University Vulnerabilities in Analog and Digital Electronics Microelectronics and Computer Group University of Maryland & Boise State University Vulnerabilities in Analog and Digital Electronics Overview The Fundamental

More information