Resistive Memories Based on Amorphous Films
|
|
- Rafe Cain
- 6 years ago
- Views:
Transcription
1 Resistive Memories Based on Amorphous Films Wei Lu University of Michigan Electrical Engineering and Computer Science Crossbar Inc 1
2 Introduction Hysteretic resistive switches and crossbar structures Simple structure Formed by two-terminal devices Not limited by transistor scaling Ultra-high density NAND-like layout, cell size 4F 2 Terabit potential Large connectivity Memory, logic/neuromorphic applications crossbar Structure single-cell structure 2
3 Resistive Switching Memory ITRS_ERD workshop, April
4 RRAM ECM Cell ElectroChemical Metallization Cell Switching type: bipolar Electric field-driven redox chemical effect Metal filament formation Electrode plays active role (Ag or Cu) Materials: chalcogenides (e.g. GeS, GeSe, ), other amorphous films (e.g. oxides, a-si, a-c, ) Ag/Ag-Ge-Se/Pt Schindler et al., Proc. IEEE Non-volatile Memory Technology Symp. 82,
5 ECM: Visualization of Filament Ag/SiO 2 /Pt structure, sputtered SiO 2 film The filament grows from the IE backwards toward the AE Branched structures were observed with wider branches pointing to the AE Single filament dominates Completed filament Partially formed filaments + - Ag Pt - 200nm Yang, Gao, Chang, Gaba, Pan, and W. Lu, Nature Communications, 3, 732,
6 Visualization of Filament, TEM Ag/SiO 2 /Pt structure A single filament dominates the switching process Before erasing After erasing Ag Ag Pt Pt Yang, Gao, Chang, Gaba, Pan, and W. Lu, Nature Communications, 3, 732,
7 Compositional Analysis of the filament Ag filament in SiO 2 The filament was verified to be composed of elemental fcc Ag particles (i.e. not Ag ions or oxides) Thin Ag filaments are not stable and naturally break into discrete Ag particles High conductance can be maintained when the particles are closely spaced Yang, Gao, Chang, Gaba, Pan, and W. Lu, Nature Communications, 3, 732,
8 Compositional Analysis of the filament Ag filament in a-si HRTEM, showing the particles are (111) Ag with fcc structure Ag particles forming the filament 2 nm The filament was verified to be composed of elemental fcc Ag particles Thin Ag filaments are not stable and naturally break into discrete Ag particles Yang, Gao, Chang, Gaba, Pan, and W. Lu, Nature Communications, 3, 732,
9 Current (μa) Current (μa) Visualization of Ag Filament, in-situ TEM Bulk RRAM on W probe Ag + a W 100nm a-si Ag b a Ag c d e W Time (s) a-si d e f g0.0 Ag + Ag + 100nm Ag + Ag + g f c d e f g Ag + Ag + Ag + Ag + Ag + b c d e Time (s) g f W - 20nm 20nm 20nm 20nm W W W W 20nm W W 20nm W 20nm W 20nm W 20nm Yang, et al. Nature Communications, 3, 732,
10 a-si RRAM Crossbar Structure Pillar structure Crossbar array Two terminal resistance switching device Ag inside a-si matrix Small cell size, < 50 nmx50 nm (density > /cm 2 ) CMOS compatible materials and processes Jo et al. Nano Lett., 8, 392 (2008) Kim, Jo, W. Lu, Appl. Phys. Lett. 96, (2010) 10
11 Current (na) Voltage (V) Current (100 na) Resistance Switching Characteristics Ag Pt Sneak path involves one reverse-biased cell Voltage (V) Voltage (V ) read1 read2 read3-2v -3.5V 6 I READ 50 on on off 0 Jo, Kim, W. Lu, Nano Lett., 8, 392 (2008) Lu 1200 Group Kim, Jo, W. Lu, Appl. Phys. Lett. 96, (2010) Time 11 (ns)
12 Measured Current (na) Current (A) Output (V) Endurance and Speed Endurance Cycles 10 4, 10 5 on off on off 10 6, Virgin Bias (V) Endurance Cycle Time (us) > 1e8 W/E endurance 1e6 on/off Can be switched within 50ns Jo et al. Nano Lett., 8, 392 (2008) Write/Read/Erase/Read pulse : 50nsec,5V /50usec, 0.7V /100nsec, -3.5V /50usec, 0.7V Kim et al, Appl. Phys. Lett. 96, (2010) 12
13 Multi-Level Storage up to 8 levels (3 bits) per cell demonstrated cell resistance controlled by the current-limiting control resistor Jo et al. Nano Lett. 9, (2009). Kim et al, Appl. Phys. Lett. 96, (2010) 13
14 Integrated Crossbar Array/CMOS System Crossbar array CMOS Low-temperature process, RRAM array fabricated on top of CMOS CMOS provides address mux/demux RRAM array: 100nm pitch, 50nm linewidth with density of 10Gbits/cm 2 CMOS units larger but fewer units needed. 2n CMOS cells control n 2 memory cells 1R array, no external selectors or diodes 500nm Kim, Gaba, Wheeler, Cruz-Albrecht, Srivinara, W. Lu Nano Lett., 12, (2012). 14
15 West Connections Integrated Crossbar Array/CMOS System North Connections via Pad East Data A Switch 1 East Data B Switch 2 East Address <1> South Connections Pad Via between nanowire and CMOS CMOS chip I/O terminal Switch N N Decoder n East Address East Address <n> Kim, Gaba, Wheeler, Cruz-Albrecht, Srivinara, W. Lu Nano Lett., 12, (2012). 15
16 Integrated Crossbar Array/CMOS System I-V of the integrated Crossbar/CMOS system Average 2.30 V Stan. dev V Threshold voltage (V) Tight distribution from 256 devices measured Devices shown good on/off and intrinsic diode characteristics Kim, Gaba, Wheeler, Cruz-Albrecht, Srivinara, W. Lu Nano Lett., 12, (2012). 16
17 Integrated Crossbar Array/CMOS System - Crossbar array operation, array written followed by read - Programming and reading through integrated CMOS address decoders - Each bit written with a single 3.5V, 100us pulse Stored/retrieved array 1 Stored/retrieved array 2 Results from a 40x40 crossbar array integrated on CMOS Kim, Gaba, Wheeler, Cruz-Albrecht, Srivinara, W. Lu Nano Lett., 12, (2012). 17
18 # in bins # in bins Integrated Crossbar Array/CMOS System 1 and 0 states are clearly distinguishable from the 1600 cells in the crossbar Target R on = 500k Original K 100K 500K 1M 5M 10M 50M 100M 500M Complementary K 100K 500K 1M 5M 10M 50M 100M 500M Kim et al. Nano Lett., 12, (2012). 18
19 Multi-Level Storage Different on-states can be obtained by changing Rs Tight resistance distribution can still be obtained for multi-level storage Kim et al. Nano Lett., 12, (2012). 19
20 From Lab to Fab Crossbar Inc - Startup company founded in 2010 to fabricate a-si based RRAM in commercial fab. Fully VC-funded, Silicon Valley HQ CMOS compatible process with superior proven performance Currently has ~ 20 full-time staffs Crossbar Inc s non-volatile memory technology RRAM array fabricated on 8 wafers in a commercial fab CMOS Compatible 3D Stackable, Scalable Architecture Low thermal budget process Architectures proven include multiple Via schemes and Subtractive etching 20
21 Model Development i G( w, v) v w f ( w, v) First order model: Two equations describing switching behavior w: state variable I-V equation, tunneling through a barrier with thickness of w-l with barrier height wl 1/ 2 ev 4 wl 2m 2m 4 ea ev h 2 I e 2 2h( w l) 2 l is the length of the filament, determined by Eq. 2 ev 2 e h 1/ 2 Series resistor ev 2 (1) dl dt d 0 e V / E wl e V E wl 0 / kt E 2 0 ed d is the step length of the filament V I R S V a (3) 0 (2) E=aV RRAM R S w-l V a The voltage across the device V is related to I and applied voltage V a P. Sheridan, K. Kim, W. Lu, Nanoscale 3, 3833 (2011). 21
22 SPICE Model DC Sweep Direct SPICE simulation to predict RRAM switching dynamics. Threshold effect, multi-level, exponential dependence of switching time on voltage captured Rs= 500kOhm Filament length vs. applied voltage Device current vs. applied voltage Device voltage vs. applied voltage P. Sheridan, K. Kim, W. Lu, Nanoscale 3, 3833 (2011). 22
23 SPICE Model, Transient Effects write read SET SET RRAM switching transient effects captured in SPICE P. Sheridan, K. Kim, W. Lu, Nanoscale 3, 3833 (2011). 23
24 Redox Memory Valency Change Cell Materials: TiO 2, HfO 2, TaO x... Switching type: bipolar Electric field-driven redox chemical effect Oxygen exchange between two pre-defined oxide layers bulk effect or filament effect On/off, uniformity Oxide layer 1 switching layer Oxide layer 2 base layer
25 Valency-Change Devices Based on TaOx Bipolar switching Y. Yang, P. Sheridan, W. Lu, App. Phys. Lett. 100, (2012) 25
26 Valency-Change Devices Based on TaOx Possible device type 1 asymmetric -½ Vread Vread Sneak path problem in passive Crossbar arrays Possible device type 2 symmetric I READ -½ Vread ½ Vread Vread 26
27 Complementary Resistive Cell based on TaOx CRS switching Read 0 Read 1 Internal distribution of V O can be used to represent the cell state Both 0 and 1 can have a highresistive layer and are of high resistance at low bias All 4 states need to be accessed during CRS operation Y. Yang, P. Sheridan, and W. Lu, Appl. Phys. Lett. 100, (2012) 27
28 Acknowledgements Grad students: *Sung-Hyun Jo, *Kuk-Hwan Kim Siddharth Gaba, *Ting Chang Patrick Sheridan, ShinHyun Choi Jiantao Zhou, Chao Du, Jihang Lee, Wen Ma, *Eric Dattoli Wayne Fung, Lin Chen *Seok-Youl Choi, *Woo Hyung Lee Collaborators: Dr. N. Srinivasa, Dr. D. Wheeler, Dr. T. Hussain. Dr. J. Cruz- Albrecht, HRL Labs, Prof. Z. Zhang, Prof. P. Mazumder, Prof. M. Zochowski, UM, Prof. D. Strukov, UCSB, Prof. J. Hasler, GeorgiaTech, Prof. G. Guo, Prof. T. Tu, USTC, China Prof. R. Li, CAS, China PostDocs: Dr. Yuchao Yang *Dr. Zhongqing Ji * Dr. Qing Wan Visiting scholars: Dr. L. Liu *Xiaojie Hao Funding: National Science Foundation (ECS , CCF , ECCS , CNS , CAREER ECCS ). DARPA SyNAPSE program DARPA UPSIDE program Air Force MURI program, Air Force q-2deg program, Engineering Translational Research (ETR) Grant * alumni 28
Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices
Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices Rashmi Jha and Branden Long Dept. of Electrical Engineering and Computer Science University of Toledo Toledo,
More informationRRAM technology: From material physics to devices. Fabien ALIBART IEMN-CNRS, Lille
RRAM technology: From material physics to devices Fabien ALIBART IEMN-CNRS, Lille Outline Introduction: RRAM technology and applications Few examples: Ferroelectric tunnel junction memory Mott Insulator
More informationSize-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching
Nanometallic RRAM I-Wei Chen Department of Materials Science and Engineering University of Pennsylvania Philadelphia, PA 19104 Nature Nano, 6, 237 (2011) Adv Mater,, 23, 3847 (2011) Adv Func Mater,, 22,
More informationElectrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang
Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications Hyunsang Hwang Dept. of Materials Science and Engineering Gwangju Institute of Science and Technology (GIST), KOREA
More informationSupplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,
Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure
More informationN ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
More informationSupporting Information
Copyright WILEY-VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2017. Supporting Information for Adv. Mater., DOI: 10.1002/adma.201602976 Direct Observations of Nanofilament Evolution in Switching
More informationFrom Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology
From Spin Torque Random Access Memory to Spintronic Memristor Xiaobin Wang Seagate Technology Contents Spin Torque Random Access Memory: dynamics characterization, device scale down challenges and opportunities
More informationStabilizing the forming process in unipolar resistance switching
Stabilizing the forming process in unipolar resistance switching using an improved compliance current limiter S. B. Lee, 1 S. H. Chang, 1 H. K. Yoo, 1 and B. S. Kang 2,a) 1 ReCFI, Department of Physics
More informationResistive Random Access Memories (RRAMs)
Resistive Random Access Memories (RRAMs) J. Joshua Yang HP Labs, Palo Alto, CA, USA (currently) ECE Dept., Umass Amherst (Jan/2015 - ) 1 Copyright 2010 Hewlett-Packard Development Company, L.P. Resistive
More information1 Ionic Memory Technology
j1 1 Ionic Memory Technology An Chen Ionic memory devices based on ion migration and electrochemical reactions have shown promising characteristics for next-generation memory technology. Both cations (e.g.,
More informationHalf-Integer Quantum Conductance States
Supporting Information A 50 mv Cu/SiO /W Memristor with Half-Integer Quantum Conductance States S. R. Nandakumar, Marie Minvielle, Saurabh Nagar, Catherine Dubourdieu, and Bipin Rajendran, Department of
More informationSong and Feng Pan b) * Laboratory of Advanced Materials (MOE), School of Materials Science and Engineering,
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Supplementary Information to Forming-free and self-rectifying resistive switching of the simple
More informationFrequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric
048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU
More information1. HP's memristor and applications 2. Models of resistance switching. 4. 3D circuit architectures 5. Proposal for evaluation framework
OUTL LINE 1. HP's memristor and applications 2. Models of resistance switching 3. Volatility speed tradeo ffs 4. 3D circuit architectures 5. Proposal for evaluation framework HP S MEMRISTOR memristor =
More informationBipolar resistive switching in amorphous titanium oxide thin films
Bipolar resistive switching in amorphous titanium oxide thin films Hu Young Jeong and Jeong Yong Lee Department of Materials Science and Engineering, KAIST, Daejeon 305-701, Korea Min-Ki Ryu and Sung-Yool
More informationFinding the Missing Memristor
February 11, 29 Finding the Missing Memristor 3 nm Stan Williams HP 26 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Acknowledgments People
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationCation-based resistive memory
Cation-based resistive memory Emerging Non-Volatile Memory Technologies Symposium San Francisco Bay Area Nanotechnology Council April 6, 2012 Michael N. Kozicki Professor of Electrical Engineering School
More informationA Hybrid CMOS/Memristive Nanoelectronic Circuit for Programming Synaptic Weights
A Hybrid CMOS/Memristive Nanoelectronic Circuit for Programming Synaptic Weights Arne Heittmann and Tobias G. Noll Chair of Electrical Engineering and Computer Systems RWTH Aachen University -52062 Aachen,
More information3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?
EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by
More informationInfluence of electrode materials on CeO x based resistive switching
Influence of electrode materials on CeO x based resistive switching S. Kano a, C. Dou a, M. Hadi a, K. Kakushima b, P. Ahmet a, A. Nishiyama b, N. Sugii b, K. Tsutsui b, Y. Kataoka b, K. Natori a, E. Miranda
More informationpss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 /Pt memristive device
Phys. Status Solidi RRL, 1 5 (2016) / DOI 10.1002/pssr.201600044 pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 Ligang Gao *, 1, Brian Hoskins 1, 2, and Dmitri
More informationNovel Devices and Circuits for Computing
Novel Devices and Circuits for Computing UCSB 594BB Winter 2013 Lecture 3: ECM cell Class Outline ECM General features Forming and SET process RESET Variants and scaling prospects Equivalent model Electrochemical
More informationOptimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride
ISSN 8756-699, Optoelectronics, Instrumentation and Data Processing, 9, Vol. 45, No. 4, pp. 48 5. c Allerton Press, Inc., 9. Original Russian Text c Y. N. Novikov, V. A. Gritsenko, K. A. Nasyrov, 9, published
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationFlexible nonvolatile polymer memory array on
Supporting Information for Flexible nonvolatile polymer memory array on plastic substrate via initiated chemical vapor deposition Byung Chul Jang, #a Hyejeong Seong, #b Sung Kyu Kim, c Jong Yun Kim, a
More informationW hen the number of stored electrons reaches statistical limits, continued scaling is more and more
OPEN SUBJECT AREAS: ELECTRICAL AND ELECTRONIC ENGINEERING ELECTRONIC DEVICES Received 10 April 2014 Accepted 3 July 2014 Published 22 July 2014 Study of Multi-level Characteristics for 3D Vertical Resistive
More informationMulticolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes
Multicolor Graphene Nanoribbon/Semiconductor Nanowire Heterojunction Light-Emitting Diodes Yu Ye, a Lin Gan, b Lun Dai, *a Hu Meng, a Feng Wei, a Yu Dai, a Zujin Shi, b Bin Yu, a Xuefeng Guo, b and Guogang
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationSPICE Modeling of STT-RAM for Resilient Design. Zihan Xu, Ketul Sutaria, Chengen Yang, Chaitali Chakrabarti, Yu (Kevin) Cao School of ECEE, ASU
SPICE odeling of STT-RA for Resilient Design Zihan Xu, Ketul Sutaria, Chengen Yang, Chaitali Chakrabarti, Yu (Kevin) Cao School of ECEE, ASU OUTLINE - 2 - Heterogeneous emory Design A Promising Candidate:
More informationNRAM: High Performance, Highly Reliable Emerging Memory
NRAM: High Performance, Highly Reliable Emerging Memory Sheyang Ning,2, Tomoko Ogura Iwasaki, Darlene Viviani 2, Henry Huang 2, Monte Manning 2, Thomas Rueckes 2, Ken Takeuchi Chuo University 2 Nantero
More informationThe challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science
The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science Gilberto Medeiros-Ribeiro HP Labs Outline Context Memristor basics Memristor fabrication
More informationThe switching location of a bipolar memristor: chemical, thermal and structural mapping
IOP PUBLISHING Nanotechnology 22 (2011) 254015 (6pp) The switching location of a bipolar memristor: chemical, thermal and structural mapping NANOTECHNOLOGY doi:10.1088/0957-4484/22/25/254015 John Paul
More informationWouldn t it be great if
IDEMA DISKCON Asia-Pacific 2009 Spin Torque MRAM with Perpendicular Magnetisation: A Scalable Path for Ultra-high Density Non-volatile Memory Dr. Randall Law Data Storage Institute Agency for Science Technology
More informationLow Power Phase Change Memory via Block Copolymer Self-assembly Technology
Low Power Phase Change Memory via Block Copolymer Self-assembly Technology Beom Ho Mun 1, Woon Ik Park 1, You Yin 2, Byoung Kuk You 1, Jae Jin Yun 1, Kung Ho Kim 1, Yeon Sik Jung 1*, and Keon Jae Lee 1*
More informationA 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology
A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology M. Kim 1, J. Kim 1, G. Park 1, L. Everson 1, H. Kim 1, S. Song 1,2,
More informationAdvanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
More informationFabrication and Measurement of Spin Devices. Purdue Birck Presentation
Fabrication and Measurement of Spin Devices Zhihong Chen School of Electrical and Computer Engineering Birck Nanotechnology Center, Discovery Park Purdue University Purdue Birck Presentation zhchen@purdue.edu
More informationThin Solid Films 529 (2013) Contents lists available at SciVerse ScienceDirect. Thin Solid Films
Thin Solid Films 529 (2013) 200 204 Contents lists available at SciVerse ScienceDirect Thin Solid Films journal homepage: www.elsevier.com/locate/tsf Resistive switching characteristics of gallium oxide
More informationA Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU
A Universal Memory Model for Design Exploration Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU Universal Memory Modeling because there is no universal memory device! Modeling needs in
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationAddressing Challenges in Neuromorphic Computing with Memristive Synapses
Addressing Challenges in Neuromorphic Computing with Memristive Synapses Vishal Saxena 1, Xinyu Wu 1 and Maria Mitkova 2 1 Analog Mixed-Signal and Photonic IC (AMPIC) Lab 2 Nanoionic Materials and Devices
More informationFabrication of Resistive Random Access Memory by Atomic Force Microscope Local Anodic Oxidation
NANO: Brief Reports and Reviews Vol. 10, No. 2 (2015) 1550028 (8 pages) World Scienti c Publishing Company DOI: 10.1142/S1793292015500289 Fabrication of Resistive Random Access Memory by Atomic Force Microscope
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationNovel Devices and Circuits for Computing
Novel Devices and Circuits for Computing UCSB 594BB Winter 213 Lectures 5 and 6: VCM cell Class Outline VCM = Valence Change Memory General features Forming SET and RESET Heating Switching models Scaling
More informationDesign Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor
Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor Hendrik Bluhm Andre Kruth Lotte Geck Carsten Degenhardt 1 0 Ψ 1 Quantum Computing
More informationFermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides
Supporting information Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides Changsik Kim 1,, Inyong Moon 1,, Daeyeong Lee 1, Min Sup Choi 1, Faisal Ahmed 1,2, Seunggeol
More informationAnalysis of charge-transport properties in GST materials for next generation phase-change memory devices. Fabio Giovanardi Tutor: Prof.
Analysis of charge-transport properties in GST materials for next generation phase-change memory devices Fabio Giovanardi Tutor: Prof. Massimo Rudan The use of phase-change chalcogenide alloy films to
More informationDevice 3D. 3D Device Simulator. Nano Scale Devices. Fin FET
Device 3D 3D Device Simulator Device 3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today. The physical
More informationSUPPLEMENTARY INFORMATION. Observation of tunable electrical bandgap in large-area twisted bilayer graphene synthesized by chemical vapor deposition
SUPPLEMENTARY INFORMATION Observation of tunable electrical bandgap in large-area twisted bilayer graphene synthesized by chemical vapor deposition Jing-Bo Liu 1 *, Ping-Jian Li 1 *, Yuan-Fu Chen 1, Ze-Gao
More informationExperimental and theoretical study of ultra-thin oxides
Semicond. Sci. Technol. 13 (1998) A155 A159. Printed in the UK PII: S0268-1242(98)91837-5 Experimental and theoretical study of ultra-thin oxides E S Daniel, D Z-Y Ting and T C McGill T J Watson Sr Laboratory
More informationSupplementary Information. All Nanocellulose Nonvolatile Resistive Memory
Supplementary Information All Nanocellulose Nonvolatile Resistive Memory Umberto Celano, Kazuki Nagashima, Hirotaka Koga, Masaya Nogi, Fuwei Zhuge, Gang Meng, Yong He, Jo De Boeck, Malgorzata Jurczak,
More informationElectrical Characterization of 3D Through-Silicon-Vias
Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:
More informationSupporting Information
Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University
More informationSupplementary Figure 1. Visible (λ = 633 nm) Raman spectra of a-co x layers. (a) Raman spectra of
a In te n s ity [a.u.] c In te n s ity [a.u.] 6 4 2 4 3 2 1 3 2.5 2 1.5 1 p O 2 3.5 1,5 3, 4,5 R a m a n s h ift [c m -1 ] p ris tin e 1 o C 2 o C 3 o C 4 o C 5 o C b d In te n s ity [a.u.] In te n s ity
More informationStatistical characteristics of reset switching in Cu/HfO 2 /Pt resistive switching memory
Zhang et al. Nanoscale Research Letters 2014, 9:694 NANO EXPRESS Statistical characteristics of reset switching in Cu/HfO 2 /Pt resistive switching memory Meiyun Zhang 1, Shibing Long 1*, Guoming Wang
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationTunneling characteristics of graphene
Tunneling characteristics of graphene Young Jun Shin, 1,2 Gopinadhan Kalon, 1,2 Jaesung Son, 1 Jae Hyun Kwon, 1,2 Jing Niu, 1 Charanjit S. Bhatia, 1 Gengchiau Liang, 1 and Hyunsoo Yang 1,2,a) 1 Department
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationNEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits
NEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits T.-J. K. Liu 1, N. Xu 1, I.-R. Chen 1, C. Qian 1, J. Fujiki 2 1 Dept. of Electrical Engineering and Computer Sciences University of
More informationDefects in Semiconductors
Defects in Semiconductors Mater. Res. Soc. Symp. Proc. Vol. 1370 2011 Materials Research Society DOI: 10.1557/opl.2011. 771 Electronic Structure of O-vacancy in High-k Dielectrics and Oxide Semiconductors
More informationChapter 12 Memristor SPICE Modeling
Chapter Memristor SPICE Modeling Chris Yakopcic, Tarek M. Taha, Guru Subramanyam, and Robinson E. Pino Abstract Modeling of memristor devices is essential for memristor based circuit and system design.
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationVanadium Dioxide (VO 2 ) is also a Ferroelectric: Properties from Memory Structures
211 11th IEEE International Conference on Nanotechnology Portland Marriott August 15-18, 211, Portland, Oregon, USA Vanadium Dioxide (VO 2 ) is also a Ferroelectric: Properties from Memory Structures S.
More informationCURRICULUM VITAE HUAMIN LI UPDATED: DECEMBER 1, 2015 MAIN RESEARCH INTERESTS EDUCATION
CURRICULUM VITAE HUAMIN LI UPDATED: DECEMBER 1, 2015 Postdoctoral Research Associate Center for Low Energy Systems Technology (LEAST), Department of Electrical Engineering University of Notre Dame, B20
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationAdvanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications?
Advanced Topics In Solid State Devices EE290B Will a New Milli-Volt Switch Replace the Transistor for Digital Applications? August 28, 2007 Prof. Eli Yablonovitch Electrical Engineering & Computer Sciences
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationThe N3XT Technology for. Brain-Inspired Computing
The N3XT Technology for Brain-Inspired Computing SystemX Alliance 27..8 Department of Electrical Engineering 25.4.5 2 25.4.5 Source: Google 3 25.4.5 Source: vrworld.com 4 25.4.5 Source: BDC Stanford Magazine
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationDemonstration of Logic Operations in High-Performance RRAM Crossbar Array Fabricated by Atomic Layer Deposition Technique
Han et al. Nanoscale Research Letters (2017) 12:37 DOI 10.1186/s11671-016-1807-9 NANO EXPRESS Demonstration of Logic Operations in High-Performance RRAM Crossbar Array Fabricated by Atomic Layer Deposition
More informationSupporting Information. InGaAs Nanomembrane/Si van der Waals Heterojunction. Photodiodes with Broadband and High Photoresponsivity
Supporting Information InGaAs Nanomembrane/Si van der Waals Heterojunction Photodiodes with Broadband and High Photoresponsivity Doo-Seung Um, Youngsu Lee, Seongdong Lim, Jonghwa Park, Wen-Chun Yen, Yu-Lun
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationSolid-State Electronics
Solid-State Electronics 84 (2013) 147 154 Contents lists available at SciVerse ScienceDirect Solid-State Electronics journal homepage: www.elsevier.com/locate/sse Progress in Z 2 -FET 1T-DRAM: Retention
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Santosh Murali for the degree of Master of Science in Electrical and Computer Engineering presented on December 20, 2011. Title: Investigation of Bipolar Resistive Switching
More informationSupporting Information for
Supporting Information for Multilayer CuO@NiO Hollow Spheres: Microwave-Assisted Metal-Organic-Framework Derivation and Highly Reversible Structure-Matched Stepwise Lithium Storage Wenxiang Guo, Weiwei
More informationA Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model
Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.
More informationP ower consumption is a key issue for electron devices including resistive random access memory (RRAM),
SUBJECT AEAS: APPLIED PHYSICS MATEIALS SCIENCE NANOSCIENCE AND TECHNOLOGY MATEIALS FO DEVICES eceived August Accepted September Published 7 October Correspondence and requests for materials should be addressed
More information1. Nanotechnology & nanomaterials -- Functional nanomaterials enabled by nanotechnologies.
Novel Nano-Engineered Semiconductors for Possible Photon Sources and Detectors NAI-CHANG YEH Department of Physics, California Institute of Technology 1. Nanotechnology & nanomaterials -- Functional nanomaterials
More informationThermal Resistance (measurements & simulations) In Electronic Devices
Thermal Resistance (measurements & simulations) In Electronic Devices A short online course PART 3 Eric Pop Electrical Engineering, Stanford University 1 Topics 1) Basics of Joule Heating 2) Heating in
More informationL. Cederstroem, P. Stärke, C. Mayr, Y. Shuai, H. Schmidt & R. Schüffny. A Model Based Comparison of BiFeO3 Device Applicability in Neuromorphic
L. Cederstroem, P. Stärke, C. Mayr, Y. Shuai, H. Schmidt & R. Schüffny. A Model Based Comparison of BiFeO3 Device Applicability in Neuromorphic Hardware. In IEEE International Symposium on Circuits and
More informationRESISTIVE-SWITCHING (RS) random access memory
420 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 1, JANUARY 2013 Dependence of Read Margin on Pull-Up Schemes in High-Density One Selector One Resistor Crossbar Array Chun-Li Lo, Tuo-Hung Hou, Mei-Chin
More informationPerpendicular MTJ stack development for STT MRAM on Endura PVD platform
Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Mahendra Pakala, Silicon Systems Group, AMAT Dec 16 th, 2014 AVS 2014 *All data in presentation is internal Applied generated data
More informationEngineering, University of Wisconsin-Madison, Madison, WI Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706
Radiation-Induced Effects on HfO x -Based Resistive Random Access Memory K-W Hsu 1, T-H Chang 2, L. Zhao 3, R.J. Agasie 4, T. B. Betthauser 5, R.J. Nickles 5, Y. Nishi 3, Z. Ma 2, and J.L. Shohet 1 1 Plasma
More informationSuccessive approximation time-to-digital converter based on vernier charging method
LETTER Successive approximation time-to-digital converter based on vernier charging method Xin-Gang Wang 1, 2, Hai-Gang Yang 1a), Fei Wang 1, and Hui-He 2 1 Institute of Electronics, Chinese Academy of
More informationDevice and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays
Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays Haitong Li, Student Member, IEEE, Peng Huang, Bin Gao, Member, IEEE, Xiaoyan Liu, Member, IEEE, Jinfeng Kang,
More informationREFRACTORY METAL OXIDES: FABRICATION OF NANOSTRUCTURES, PROPERTIES AND APPLICATIONS
REFRACTORY METAL OXIDES: FABRICATION OF NANOSTRUCTURES, PROPERTIES AND APPLICATIONS S.K. Lazarouk, D.A. Sasinovich BELARUSIAN STATE UNIVERSITY OF INFORMATICS AND RADIOELECTRONICS Outline: -- experimental
More informationSemiconductor memories
Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationPage 1. A portion of this study was supported by NEDO.
MRAM : Materials and Devices Current-induced Domain Wall Motion High-speed MRAM N. Ishiwata NEC Corporation Page 1 A portion of this study was supported by NEDO. Outline Introduction Positioning and direction
More information12. Memories / Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17
More informationExperimental and Theoretical Study of Electrode Effects in HfO2 based RRAM
Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM C. Cagli 1, J. Buckley 1, V. Jousseaume 1, T. Cabout 1, A. Salaun 1, H. Grampeix 1, J. F. Nodin 1,H. Feldis 1, A. Persico 1, J.
More informationMemory and computing beyond CMOS
Memory and computing beyond CMOS Dipartimento di Elettronica, Informazione e Bioingegneria Politecnico di Milano daniele.ielmini@polimi.it Outline 2 Introduction What is CMOS? What comes after CMOS? Example:
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More information