ELECTRONICS IA 2017 SCHEME
|
|
- Dylan Parker
- 5 years ago
- Views:
Transcription
1 ELECTRONICS IA 2017 SCHEME
2 CONTENTS 1 [ 5 marks ] a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ] a. [ 3 marks ]...6 b. [ 3 marks ] [ 7 marks ] a. [ 4 marks ]...8 b. [ 2 marks ]...9 c. 9 i. [ 2 MARKS ]...9 ii. [ 2 MARKS ]...9 iii. [ 2 MARKS ] [ 8 marks ] a. 11 i. [ 2 MARKS ] Half-wave rectifier ii. [ 2 MARKS ] Full-wave rectifier iii. [ 2 MARKS ] Bridge rectifier b. [ 2 marks ] c. [ 2 marks ] a. [ 2 marks ] b. [ 2 marks ] c. [ 2 marks] d. [ 2 marks ] [ 6 marks ]... 14
3 10 [ 8 marks ] [ 12 marks ] [ 7 marks] a. [ 7 marks ] b. [ 9 marks ] a. [ 6 marks ] b. [ 3 marks ] c. [ 10 marks]... 23
4 1 [ 5 MARKS ] Microphone coupled to earpiece of stethoscope S/H DSP Signal Acquisition Sampling Quantization Encoding Processing and Storage Network transmission After the signal is acquired by a suitable transducer, in this case a microphone, it is fed to an Analog to Digital Convertor (ADC). The ADC samples the signal at regular intervals of time such that the sampling frequency, f s, is at least twice the maximum frequency, f max, in the captured signal. The samples are then quantized to a fixed number of levels. The resulting discretized signal is then encoded into bits and bytes. The digital signal processor (DSP) then reencodes/compresses the raw bytes to the format specified by mp3. This results in a smaller file which can then be transmitted over a network.
5 2 a. [ 2 MARKS ] Nyquist s criterion states that for a continuous time signal to be recovered exactly from the samples, the sampling rate must be more than twice the bandlimit of the original continuous time signal. f s 2f max b. [ 2 MARKS ] ADCs usually contain capacitors that must be recharged to some correct voltage prior to the acquisition of each sample. Thus, they are connected at the time of sampling. Therefore, there is an inrush of current as they charge and this constitutes a disruption of the input signal. c. [ 5 MARKS ] 4 bits implies 2 4 = 16 possible values/states per sample. In a range of 0-10V, the step size would be = 5 V/level V/level 8 d. [ 2 MARKS ] By increasing the number of levels.
6 3 a. [ 3 MARKS ] Fiber optic communication refers to exchange of information via light impulses along a fiber optic cable. The fiber optic cable essentially comprises a glass or plastic core and a reflective coating. A bunch of these are put together and protected by a jacket. Due to the high speeds and reliability of fiber optic communication, it is used to network/link computers servers and networking equipment. Thus through our usage of the internet and mobile phones, we use fiber optic communication in one way or another. b. [ 3 MARKS ] 1. It has greater capacity which implies higher speeds. 2. It has lower attenuation and can therefore take data over longer distances. 3. It is immune to external interference from electromagnetic fields. 4. The cables are small and light.
7 4 [ 7 MARKS ] V A GND By KCL i a + 3 = i b + i c In Nodal analysis this translates to 50 V A = V A 10 + V A V A = 4V A + V A V A = 40V Therefore, I a = 50 V A 5 = 2A I b = V A 10 = 4A I c = V A 40 = 1A
8 5 a. [ 4 MARKS ] When the P-type and N-type semiconductor materials are brought together, at the junction, the negative charges from the N side diffuse across the junction to the P side while positive charges diffuse from the P side across the junction to the P side. This constitutes a current termed diffusion current. They move over to recombine with the atoms there and hence a neutral region is created around the junction. This region is called the depletion region. Owing to the resulting electric field, thermally generated minority carriers i.e. negative charges in the P-type and positive charges in the N-type are swept across, drift across, the depletion region. This constitutes the drift current and it moves opposite to the diffusion current. Equilibrium is maintained by a built-in voltage known as the barrier potential.
9 b. [ 2 MARKS ] c. i. [ 2 MARKS ] When the diode is forward biased, granted a voltage high enough to overcome the barrier potential, the biasing voltage causes a significant quantity of current to flow through the diode. ii. [ 2 MARKS ] When the diode is reverse biased the depletion layer rather widens and therefore no current flow is expected. Due to the presence of minority carriers however, there is still a small leakage current that flows. iii. [ 2 MARKS ] As the reverse bias is increased, beyond a certain voltage, the diode breaks down and there is rather a large current flow as a result of the rise in the thermally generated minority carriers.
10 6 [ 8 MARKS ] Assuming the diode is forward biased and hence conducting ia ib By KCL, Using nodal analysis, 12 V x 1k i a = i b + i x = V x k + V x 4k 48 4V x = 2V x V x V x = 16 7 V V Since V x is positive and the other terminal of the diode is connected through a resistor to ground, the terminal connected to V x must be at a higher potential than that connected to the 4 kω resistor. Thus the diode is indeed forward biased. i x = i x = V x 4k = 1 ma ma 1750
11 7 a. i. [ 2 MARKS ] Half-wave rectifier ii. [ 2 MARKS ] Full-wave rectifier iii. [ 2 MARKS ] Bridge rectifier
12 b. [ 2 MARKS ] Constant voltages are required to maintain a bias state of a transistor. Thus feeding the transistor with the unsmoothed version would make it unstable. c. [ 2 MARKS ] Bridge rectifier with smoothing capacitor.
13 8 a. [ 2 MARKS ] For a half wave rectifier circuit I rms = I max 2 But I rms = V rms /R L I max = 2 V rms = R L 2M I max = 230 μa b. [ 2 MARKS ] c. [ 2 MARKS] I dc = I max π = 230μ π I dc = μa I rms = V rms = 230 R L 2M I rms = 115μA d. [ 2 MARKS ] P = I rms V rms = 115μA 230 P = mw
14 9 [ 6 MARKS ] The bipolar junction transistor is essentially like two PN junction diodes connected back to back. The voltage V BE applied across the base-emitter junction forward biases the junction and hence urges the negative charges from the N-type emitter to the P-type base. The base is made very thin and lightly doped and the collector rather large. For that matter, though the application of the V CB reverse biases the collector-base junction, most of the electrons injected into the base (from the emitter) are urged on through the collector. Thus, only a small current goes to the base terminal. Since V CB reverse biases the collector-base junction, increasing it does not narrow the depletion region and hence does not cause any significant increment in the current flow. Hence the collector current is almost unaffected by the collector potential.
15 10 [ 8 MARKS ] I C V 0 I B 30k Q1 20k 20k i0 1V IE 10V GND In the left loop Using nodal analysis for the right two loops 1 = 30k I B + V BE = 30k I B I B = 10μA I C = βi B = 80 10μA I C = 800μA I c + V k + V 0 20k = 0 800μ 20k + 2V 0 10 = 0 V 0 = 3V i 0 = V 0 20k = 3 20k i 0 = 150 μa Thus, the current i 0 moves in the direction opposite to the direction indicated in the diagram.
16 11 [ 12 MARKS ] V BB From the input (left side) DC self-bias circuit represented in Thevenin Equivalent circuit form V BB = R 2 R 1 + R 2 V CC and R B = R 1 R 2 V BB = I B R B + V BE + I E R E Assuming forward active, V BE = 0.7, and I E = (β + 1)I B From the output (right side) k 15 = I B ( ) 3k I B I B = μa I E = ma I C = ma V CC = I C R C + V CE + I E R E 15 = m 5k + V CE m 3k V CE = V Since I B > 0 and V CE > 0.2 V, the transistor is indeed in the forward active mode. V E = I E R E = m 3k V E = V V B = V BE + V E = V B = V
17 V C = V CE + V E = V C = V
18 12 [ 7 MARKS] g m = I C = 1m = 0.04 Ω 1 V T 25m r π = β 0 = 100 = 2.5 kω g m 0.04 r 0 = V A = 20 = 20 kω I C 1m
19 13 a. [ 7 MARKS ] Thevenin Voltage and Resistance: Assuming forward active, V BE = 0.7 V From the left side, From the right side, 8.6 V BB = 24 = V R B = k = kω I B = V BB V BE = = μa R B k I C = βi B = μa = ma V CC = I C R C + V CE V CE = 24 5k m V CE = V
20 Since I B > 0 and V CE > 0.2 the transistor is indeed in the forward active mode. b. [ 9 MARKS ] The input resistance The output resistance g m = I C = m = Ω 1 V T 25m r π = 750 Ω r 0 = V A 75 = = kω I C m R in = R B r π = Ω R out = r 0 R C = kω Therefore, the small signal equivalent circuit above can be reduced to By the voltage divider method,
21 R in V in = V S R S + R in V S = V in R S + R in R in Using the current divider, R out V out = g m V in R R out + R L L The voltage gain A v = V out V s = A v = R out g m V in R out + R R L L V in R S + R in R in g m R out R in R L (R out + R L )(R S + R in ) A v =
22 14 a. [ 6 MARKS ] The n-channel MOSFET is constructed from doped semiconductor materials as shown above. The two n-type regions have metal terminals connected directly to them: one being the drain terminal and the other being the source terminal. A third terminal is insulated from the middle P-type region; this is the gate terminal. The substrate is connected internally to the source. When a positive voltage is applied to the gate terminal, it repels the positive charges away from the upper region thereby creating a more negatively charged region. Thus, an n-channel is created and it links the two n-type regions. When a positive voltage is applied to the drain terminal, the negative charges are drawn all the way from the source through the channel to the drain. As this voltage is increased, the attraction felt by the negative charges around the drain region is stronger than at the source region. Hence the channel narrows as it gets to the source. Beyond a point, no increase in the V DS causes further narrowing and this is termed pinching off. b. [ 3 MARKS ] 1. Cutoff mode I D = 0
23 2. Triode mode 3. Saturation mode I D = K p W L (V GS V TH 1 2 V DS) V DS I D = 1 2 K p W L (V GS V TH ) 2 c. [ 10 MARKS] The Thevenin voltage and resistance are V GG = R G2 V R G + R DD = G V GG = 5 V R G = R G1 R G2 R G = 5 MΩ For a MOSFET, since the gate terminal is insulated, the gate current, I G = 0 From the right-hand loop, For a MOSFET I D = I S V G = V GG = 5V V DD = I D R D + V DS + I S R S V DD = I D (R D + R S ) + V DS
24 I D = V DD V DS R D + R S I D = 10 V DS 12k Assuming the MOSFET is in saturation and λ = 0 (1) I D = 1 2 K p W L (V GS V TH ) 2 I D = 1m 2 (V GS 1) 2 (2) From the left-hand loop V DD = V GS + I D R S I D = V GG V GS R S From (2) and (3) I D = 5 V GS 6k (3) 5 V GS 6k = 1m 2 (V GS 1) 2 5 V GS = 3(V GS 2V GS + 1) 3V 2 GS 5V GS 2 = 0 V GS = 2V or 1 3 V Since (V GS = 2) is greater than (V TH = 1), V GS = 2V is consistent with the assumption of saturation. Now from (1) I D = 5 2 6k = 0.5 ma 0.5m = 10 V DS 12k V DS = 4V Since V DS > V GS V TH i.e. (4 > 2 1). The MOSFET is indeed in saturation and all calculated values are valid. V GS = V G V S V S = V G V GS V S = 5 2
25 V S = 3V V DS = V D V S V D = V DS + V S V D = V D = 7V V G = 5 V, V S = 3V, V D = 7V
Current mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationCapacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009
Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationITT Technical Institute ET215 Devices I Unit 1
ITT Technical Institute ET215 Devices I Unit 1 Chapter 1 Chapter 2, Sections 2.1-2.4 Chapter 1 Basic Concepts of Analog Circuits Recall ET115 & ET145 Ohms Law I = V/R If voltage across a resistor increases
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationSOME USEFUL NETWORK THEOREMS
APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem
More informationp-n junction biasing, p-n I-V characteristics, p-n currents Norlaili Mohd. Noh EEE /09
CLASS 6&7 p-n junction biasing, p-n I-V characteristics, p-n currents 1 p-n junction biasing Unbiased p-n junction: the potential barrier is 0.7 V for Si and 0.3 V for Ge. Nett current across the p-n junction
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationIntroduction to Transistors. Semiconductors Diodes Transistors
Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationThe Gradual Channel Approximation for the MOSFET:
6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationElectronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE
Electronic Circuits Bipolar Junction Transistors Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of Precedent Class Explain the Operation of the Zener Diode Explain Applications
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationL03: pn Junctions, Diodes
8/30/2012 Page 1 of 5 Reference:C:\Users\Bernhard Boser\Documents\Files\Lib\MathCAD\Default\defaults.mcd L03: pn Junctions, Diodes Intrinsic Si Q: What are n, p? Q: Is the Si charged? Q: How could we make
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationSemiconductor Physics and Devices
The pn Junction 1) Charge carriers crossing the junction. 3) Barrier potential Semiconductor Physics and Devices Chapter 8. The pn Junction Diode 2) Formation of positive and negative ions. 4) Formation
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationReview of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationDC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59
Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors
More information16EC401 BASIC ELECTRONIC DEVICES UNIT I PN JUNCTION DIODE. Energy Band Diagram of Conductor, Insulator and Semiconductor:
16EC401 BASIC ELECTRONIC DEVICES UNIT I PN JUNCTION DIODE Energy bands in Intrinsic and Extrinsic silicon: Energy Band Diagram of Conductor, Insulator and Semiconductor: 1 2 Carrier transport: Any motion
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationBJT - Mode of Operations
JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction
More informationTutorial #4: Bias Point Analysis in Multisim
SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Tutorial #4: Bias Point Analysis in Multisim INTRODUCTION When BJTs
More informationelectronics fundamentals
electronics fundamentals circuits, devices, and applications THOMAS L. FLOYD DAVID M. BUCHLA Lesson 1: Diodes and Applications Semiconductors Figure 1-1 The Bohr model of an atom showing electrons in orbits
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationThe Common-Emitter Amplifier
c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationRecitation 17: BJT-Basic Operation in FAR
Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationJunction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006
Junction Diodes Most elementary solid state junction electronic devices. They conduct in one direction (almost correct). Useful when one converts from AC to DC (rectifier). But today diodes have a wide
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationI PUC ELECTRONICS MODEL QUESTION PAPER -1 ( For new syllabus 2013)
Max Mark: 70] I UC ELECTRONICS MODEL QUESTION AER - ( For new syllabus 0) [ Max Time : hrs 5 min Note: i. Question paper contains four parts. ii. art-a is compulsory, art-d contains two sub parts (a) problems
More informationREVISED HIGHER PHYSICS REVISION BOOKLET ELECTRONS AND ENERGY
REVSED HGHER PHYSCS REVSON BOOKLET ELECTRONS AND ENERGY Kinross High School Monitoring and measuring a.c. Alternating current: Mains supply a.c.; batteries/cells supply d.c. Electrons moving back and forth,
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationActive Circuits: Life gets interesting
Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (OP AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection
More informationPN Junction
P Junction 2017-05-04 Definition Power Electronics = semiconductor switches are used Analogue amplifier = high power loss 250 200 u x 150 100 u Udc i 50 0 0 50 100 150 200 250 300 350 400 i,u dc i,u u
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationDiodes. EE223 Digital & Analogue Electronics Derek Molloy 2012/2013.
Diodes EE223 Digital & Analogue Electronics Derek Molloy 2012/2013 Derek.Molloy@dcu.ie Diodes: A Semiconductor? Conductors Such as copper, aluminium have a cloud of free electrons weak bound valence electrons
More informationDEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:
UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency
More informationPhysics (Theory) There are 30 questions in total. Question Nos. 1 to 8 are very short answer type questions and carry one mark each.
Physics (Theory) Time allowed: 3 hours] [Maximum marks:70 General Instructions: (i) All questions are compulsory. (ii) (iii) (iii) (iv) (v) There are 30 questions in total. Question Nos. to 8 are very
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationCLASS 3&4. BJT currents, parameters and circuit configurations
CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:
More information5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS
5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS 5.1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationB. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true
1. Assertion (A): A demultiplexer can be used as a decode r. Reason (R): A demultiplexer can be built by using AND gates only. A. Both A and R are correct and R is correct explanation of A B. Both A and
More informationCHAPTER.4: Transistor at low frequencies
CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More informationSummary Notes ALTERNATING CURRENT AND VOLTAGE
HIGHER CIRCUIT THEORY Wheatstone Bridge Circuit Any method of measuring resistance using an ammeter or voltmeter necessarily involves some error unless the resistances of the meters themselves are taken
More informationDigital Electronics Part II Electronics, Devices and Circuits
Digital Electronics Part Electronics, Devices and Circuits Dr.. J. Wassell ntroduction n the coming lectures we will consider how logic gates can be built using electronic circuits First, basic concepts
More informationProblem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 11 The nals for this course are set for Friday December 14, 6:30 8:30 pm and Friday Dec. 21, 10:30 am 12:30 pm. Please choose one of these times and inform
More informationActive Circuits: Life gets interesting
Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (P AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationSEMICONDUCTORS. Conductivity lies between conductors and insulators. The flow of charge in a metal results from the
SEMICONDUCTORS Conductivity lies between conductors and insulators The flow of charge in a metal results from the movement of electrons Electros are negatively charged particles (q=1.60x10-19 C ) The outermost
More informationChapter 10 Instructor Notes
G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationn N D n p = n i p N A
Summary of electron and hole concentration in semiconductors Intrinsic semiconductor: E G n kt i = pi = N e 2 0 Donor-doped semiconductor: n N D where N D is the concentration of donor impurity Acceptor-doped
More information