III-Nitride 2DEG structures and HEMTs: Technology and characterization
|
|
- Cory Mills
- 5 years ago
- Views:
Transcription
1 KORRIGAN III-Nitride 2DEG structures and HEMTs: Technology and characterization Fernando Calle Instituto de Sistemas Optoelectrónicos y Microtecnología (ISOM) E.T.S.I. Telecomunicación, Universidad Politécnica de Madrid, Spain
2 Contents Activities at ISOM Role in Korrigan WP2. Material characterization Strain, H contamination WP3. Basic technologies and device models Surface treatment, ohmic contacts, passivation DC and RF characterization: high temperature WP4. Reliability: parasitics failure mechanisms kink effect (high and low T) aging tests Present and future activities in III-N HEMTs
3 Activities at ISOM General Located at ETSI Telecomunicación, Universidad Politécnica Madrid 400 m 2 Clean Room (100/1000) m 2 Characterization Labs CT-ISOM is a Spanish Scientific and Technological Facility Facilities Fabrication: Characterization: Material growth + Device processing Material properties + Device performance Research activity Magnetic materials and systems Simulations of non-metallic materials Narrow Bandgap Semiconductors (IR detectors, emitters: GaAs, GaInAsN) WBS: III-Nitrides (UV detectors, UV-VIS LEDs, SAW devices, MEMS, HEMTs)
4 How a Nitride HEMT Works Field Effect Transistor: A voltage signal at the gate controls charge flow between source and drain V DS >0 V GS <V th -5 V Charge flow in response to a positive voltage on the drain A negative voltage on the gate halts current flow L. Eastman (Cornell University) and U.K. Mishra (UCSB), IEEE Spectrum, May 2002, 28
5 / HEMT basics Excellent electrical properties: High breakdown field and electron saturation velocity Operation temperature > 500ºC Wurtzite structure: noncentrosymmetric crystal strong spontaneous polarization piezoelectric polarization in strained layers N Ga c-axis, z (0001) Compression along z axis P sp P pe P sp : tensile strain (PM growth) : slight compressive strain Polarization induced sheet charges 2DEGs without modulation doping O. Ambacher, JAP 1999
6 KORRIGAN: Key Organisation for Research in Integrated Circuits in Technology To establish an independent European supply chain for manufacturing HEMT devices and MMICs 29 partners (10 Universities) financed by MoDs EPITAXY - HEMT epi wafer growth -Advanced materials -Commercial sources SUBSTRATES -Material selection : SiC, Si, Sapphire -SiC material quality -Diameter expansion 2 to 3 DEVICES -Device processing -Device modeling -Reliability evaluation -Parasitic effects MMIC -Design -Fabrication (2 runs) -Demonstrators (HPA, LNA, switches) INTEGRATION -Thermal mngt -Assembly -Packaging -System impact POLITÉCNICA Activities on III-nitrides since 1995 HEMTs since 2000 (CIDA, INDRA, ESA) expertise on processing and assessment
7 Activities at ISOM related to III-N HEMTs Epi material characterization Structural properties: AFM, XRD (roughness, dislocations, strain, etc) Electrical properties: Hall, I-V, C-V (carrier density, mobility, contamination) E-beam lithography Processing and device fabrication Masks design Surface treatment Metallizations, etching, passivation E-beam lithography 2 µm Detail of a HEMT gate by SEM Device characterization DC and RF testing Low and high temperature Reliability and failure (aging, degradation) High T, high f probe station
8 Role of ISOM in Korrigan WP 2.3 Material Characterization C-V, X-Ray diffraction, Atomic force microscopy WP 3.1 Basic technologies Metallizations, passivation WP 3.3 Device models Electrical characterization, High T characterization WP 4.1 Parasitic effects Parasitics, Kink effects WP 4.4 Failure mechanisms
9 HEMT Mask PCM (ISOM-Korrigan, 2005) Ohmic contact PCM (up) Control (down) Passivation Research Production Air bridge PCM Control Mesa etching PCM Control Gate PCM Control Feed PCM Pads PCM Control
10 Basic HEMT Processing steps Surface treatment 1: Ohmic contacts: drain and source Ti/Al/Ni/Au (20/ /30-40/ nm) 2: Mesa isolation (RIE / IBM) 3: Schottky contact: gate Pt/Ti/Au (30/5/100 nm) or Ni/Au (30/70 nm) 4: Passivation: SiN X 5 Pad deposition: Ti/Au F. Calle et al., J. Mater. Sci.: ME 14, 271 (2003) buffer buffer 2 DEG buffer 2 DEG buffer 2 DEG 2 DEG
11 Ohmic contacts: RTA Ti/Al/Ni/Au RTA buffer 2 DEG buffer 2 DEG buffer 2 DEG (Ti/Al/Ti/Au) (Ti/Al/Ni/Au) RTA oven (875ºC, 45, N 2 ) Electrical test: Ohmic contact resistance: (R ~ 0.5 Ω.mm)
12 Mesa etching buffer 2 DEG buffer 2 DEG Etched region SiCl 4 /Ar/SF 6 (10:5:2) rate = nm/min RIE system Profiler: sharp step ~200 nm high Electrical: R iso > 500 MΩ/sq
13 Gate Schottky contact Surface cleaning Source Drain treatment / etching Gate Pt/Ni/Au or Ni/Au buffer 2 DEG buffer 2 DEG Focus on: Gate - Alignment - Sharp-linear edges Source 1.3µm Drain - Cleanliness Electrical test: gate leakage current
14 Schottky contact: submicron gates Lg > 1 µm Lg < 1 µm buffer 2 DEG 2 DEG Gate Source L g = 0.3µm Drain Issues: - low R g values - T-shape technology - short channel effects
15 Surface treatment and Passivation (SiN) buffer 2 DEG buffer 2 DEG - Pre deposition: cleaning with N 2 or O 2 plasma - Deposition of SiN by PE-CVD - Alternatives: AlN, high-k oxides? Key processing step for high RF output Protects device surface Minimize trap effects M. F. Romero et al., IEEE EDL 29, 209 (2008) CVD system
16 Characterization systems DC Probe Station Karl Suss RF Probe Station Cascade-SUMMIT 9101 Network analyzer Agilent PNA N5230A RF Characterization - 45 MHz 20 GHz -V bias +/- 35 V -I bias 0.5 A
17 Main results I D (A/mm) 0,9 0,8 0,7 0,6 0,5 0,4 0,3 KQ32Pb: A2C L G = 0.7 µm W G = 2x50 µm V GS = 1 V V GS = 1 V g m (ms/mm) KQ32Pb: A2C L G = 0.7 µm W G = 2x50 µm DC 0,2 40 0,1 0, V DS (V) V th ~ -5 V 20 V DS = 10 V V GS (V) f T, f max (GHz) KQ32Pb: A2C L G = 0.7 µm W G = 2x50 µm f T f max V GS = -3 V RF-HT chuck V DS (V) PNA limit (20 GHz) I D, max (V GS = 1 V) 0.8 A/mm g m, max (V DS = 10 V) 170 ms/mm P dis (V GS = 1 V, V DS = 10 V) 8 A/mm f T, max 30 GHz f max, max 70 GHz
18 Simulation of channel temperature Estimation of channel T ch at different ambient T amb by ANSYS: - Input data: geometry, thermal parameters and power dissipated - Main dissipation mechanism: conduction through the device substrate - Approximation: metallizations and passivation layers not included For same dissipation conditions, T ch (sapphire) > T ch (Si) > T ch (SiC) T channel (ºC) SiC ºC ºC 150ºC 8 100ºC 50 V DS = 16 V 50ºC ºC 0 0,0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 I D (A/mm) L G = 0.25 µm W G = 2x50 µm f T (GHz) P dis =2.7 T amb =250ºC T ch 300ºC SiC: at f T max, T ch T amb 50ºC for all T under study low self-heating But for high power, even with SiC, T ch T amb may be > 200ºC
19 Systems for HT measurements (1) LF-HT Probe Station (Jmicro) - Devices on TO-5 or TO-7, SMA conn. - Temperature range: RT 650 K - Vacuum or N 2 atmosphere - Frequency range: DC 2 GHz - Fast heating and thermal stabilization RF-HT Probe Station (Wenesco) - Devices on chuck in air atmosphere - Temperature range: RT 600 K Thermal chuck up to 800 K - Frequency range: 45 MHz 20 GHz - DC: V bias +/- 35 V I bias 0.5 A
20 Systems for HT measurements (2) Micro Manipulated LT-HT Probe System (Janis) - He closed-cycle refrigerator - Temperature range: 10 K 650 K - Temperature controller: + 2 Si diodes for LT + 1 thermocouple for HT - Sample chamber with 6 ports: + 3 LF probe stations (coaxial) 1 µm ( ) tungsten tips + 2 MW probe stations (SMA) BeCu tips: K Tungsten tips: K + 1 UV-visible fiber probe (SMA) - Vacuum up to torr - Vibration isolation table
21 DC characterization: I D & g m vs T amb I D and g m decrease and modify profile as T amb increases for all HEMTs reduction in 2DEG mobility (phonon scattering) In general, reversible behaviour at all temperatures of the thermal cycle Example: HEMT on Si with L G = 2 µm and L DS = 9 µm I DSS (A/mm) 0,45 0,40 0,35 0,30 0,25 0,20 0,15 HEMT on Si(111) g m (ms/mm) RT 50ºC 100ºC 150ºC 200ºC 250ºC 300ºC 350ºC 0,10 0,05 0,00 L G = 2 µm W G = 150 µm L DG = L GS = 3.5 µm V DS (V) V GS = 0 V 20 V L G = 2 µm W G = 150 µm DS = 4 V L DG = L GS = 3.5 µm V GS (V) Reduction of I D,max (RT to 350ºC) to 33% Reduction of g m,max (RT to 350ºC) to 31% R. Cuerdo et al., J. Mater. Sci.: ME 19, 189 (2008); IEEE EDL 30, 808 (2009)
22 RF characterization: f T, G T, G P V DS = 16 V Decrease of the threshold frequency (f T ) with T. f T (GHz) ºC ºC ºC 150ºC ºC L 4 250ºC G = 0.25 µm W G = 2x50 µm I D (A/mm) Decrease of transduction (G T ) and power (G P ) gains with T. -G P lower values related to the rise of the input and output impedances R. Cuerdo et al., WOCSDICE (May 2010) 20 G T, G p (db) A degradation can be observed after the thermal cycle. G T G p f T L G = 0.25 µm W G = 4x100 µm 24 V GS = -5 V 22 V DS = 20 V f = 2.5 GHz T amb (K) f T (GHz)
23 Measurements under pulsed bias I D (A/mm) 0,6 0,5 0,4 0,3 0,2 Period=100 µs V DD =(0:0.5:20 V) V GS =0V R=100 Ω T amb =300 K T amb =500 K 0,1 Sapphire 0, V DS (V) Pulse width: 600 ns 1 µs 5 µs 10 µs 50 µs DC Determination of T(channel) as a function of dissipated power experiment simulation (ANSYS) S. Martín et al., WOCSDICE (May 2010) Observation of self-heating effects, i.e., the increase of the channel temperature over the ambient temperature. T channel (K) Sapphire P (W/mm) Simulated 300 K 400 K 500 K Estimated 300 K 400 K 500 K
24 Failure mechanisms and reliability tests S.L. Delage and C. Dua, Microelectronics Reliability 43 (2003) Structural measurements: wafer bowing, roughness, strain, etc. Electrical measurements DC reverse measurements (leakage I G, I D ) Electrical and thermal stress tests, aging tests
25 Conditions: - Storage temperature: 350ºC ( 1200ºC) - Real time: 2000 h ( h) Aging tests AEC / (Gate=Mo/Au) AEC / (Gate=Ni/Au) AEC-1303 FAT-FET T1 (Unstressed) T3 (350ºC-2000h) AEC-1262 FAT-FET unstressed 350ºC h Current (A) Current (A) Gate: Mo/Au Voltage (V) Gate: Ni/Au Voltage (V) After thermal storage, I G decreases (>2 orders of magnitude) After thermal storage, I G increases (~1 order of magnitude) M.F. Romero et al., unpublished
26 DC performance: kink effect I D -V DS curves show some kink effect: - Step like behaviour in I D for V GS < 0 V - Maximum ~100ºC for T 200ºC - Disappears at RF under illumination Related to the presence of traps I D (A/mm) SiC RT V GS = 0 V V GS = 1 V ºC ºC V DS (V) Low T may also reveal the kink effect - due to traps created during processing Low T may also help to identify intrinsic performance of the devices R. Cuerdo et al., IEEE EDL 30, 209 (2009)
27 Strain issues Intensity (a.u.) Before ( & ) R AlN = 0,9725 R -- = 0,92 R = 1 x = 30 % t = 28 nm R = 0 After ( & ) R AlN = 0,961 R -- = 1,05 R = 1? x = 30 % t = 15 nm R = 0-1 u xx (%) Converse piezoelectric effect u zz (%) u xx (%) u zz (%) θ/2θ Anlge (º) Thickness (nm) Thickness (nm) XRD patterns show that the strain of the layers is modified by the ohmic contact deposition and annealing, as well as by the SiN passivation. F. González-Posada et al., APL 95, (2009) The converse piezoelectric effect induces changes in the strain by the electric fields in / HEMTs. Strain relaxation by CPE is only expected in the on-state operation. C. Rivera et al., APL 94, (2009)
28 After Korrigan: for communications MANGA: Manufacturable : SiC substrates and epiwafer manufacturable chain Development of the European industrial capability for high quality SiC substrates and HEMT epiwafers to establish compatibility with existing GaAs MMIC foundries and secure acceptable costs for HEMT and MMICs. 3.5 years, France, Germany, UK, Italy ( 15 M ) EoI K2: Korrigan Follow-up First meeting for expressions of interest: Brussels, Evaluation and feedback from MoDs ? France (6), Germany (3), UK (3), Italy (5), Spain (2), Sweden (2), NL (1)
29 Remaining improvements High frequency high K dielectrics, AlN L G <100 nm High temperature refractory electrodes heat evacuation (e.g., diamond) High power Normally off devices fluorination gate recess under-gate dielectrics Reduce R ON Si doping of barrier InN contacts drain recess Increase drain current increase gate width In 0.17 Al 0.83 N barrier is LM to Improved reliability due to low mechanical stress Increase h B to reduce the gate length WBG thickness ratio for higher frequency Higher spontaneous polarisation to increase the 2D gas density Material, technology, high T
30 More activities related to III-N RF power transistors (Wireless base stations) High frequency MMICs (Wireless Broadband) MEMS (Pressure sensors) Illumination (White-blue-UV LEDs) Switches (Display panels) UV-X detectors (Bio / Space) Engine Electronics (Temperature Sensors) Blue Laser diodes (Storage/Comms) Energy conversion (Automotive-aerospace) Hydrogen generation (Fuel cells)
31 Colleagues at ISOM - Prof. Elías Muñoz (IP) - Dr. C. Rivera, Dr. F. González-Posada - strain - Dr. A. Braña, Dra. A. Jiménez, D. López, M. Sabido processing - F. Romero, R. Cuerdo, S. Martín, E. Sillero reliability, high T Collaborations with - CIDA, Spain M. Verdú, F.J. Sánchez - UAM, Spain A. Redondo, R. Gago, C. Palacios - INDRA, Spain - Y. Fernández, P.P.Cubilla - III-V Lab, France - M.A. Poison - Qnetiq, UK - M. Uren - Selex, Italy - A. Cetronio - U. Padova, Italy - G. Meneghesso, E Zanoni - CRHEA-CNRS, France - Y Cordier - MIT, USA T. Palacios - UCSB, USA - Y. Pei, U. Mishra Support by - EDA and Spanish MoD through European KORRIGAN project - Spanish Ministery of Science MINANI project (TEC /MIC) Acknowledgements
Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationRecent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors
Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors J. A. del Alamo and J. Joh* Microsystems Technology Laboratories, MIT, Cambridge, MA *Presently with
More informationGaN HEMT Reliability
GaN HEMT Reliability J. A. del Alamo and J. Joh Microsystems Technology Laboratories, MIT ESREF 2009 Arcachon, Oct. 5-9, 2009 Acknowledgements: ARL (DARPA-WBGS program), ONR (DRIFT-MURI program) Jose Jimenez,
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationRecent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors
Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors J. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology 2015 MRS
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationGraphene and new 2D materials: Opportunities for High Frequencies applications
Graphene and new 2D materials: Opportunities for High Frequencies applications April 21th, 2015 H. Happy, E. Pallecchi, B. Plaçais, D. Jiménez, R. Sordan, D. Neumaier Graphene Flagship WP4 HF electronic
More informationTraps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy
Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Yutaka Tokuda Department of Electrical and Electronics Engineering, Aichi Institute of Technology,
More informationThermal measurement a requirement for monolithic microwave integrated circuit design
Thermal measurement a requirement for monolithic microwave integrated circuit design Richard Hopper, Christopher Oxley Faculty of Computing Sciences and Engineering (CSE), De Montfort University, Leicester,
More informationXPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger
XPS/UPS and EFM Brent Gila XPS/UPS Ryan Davies EFM Andy Gerger XPS/ESCA X-ray photoelectron spectroscopy (XPS) also called Electron Spectroscopy for Chemical Analysis (ESCA) is a chemical surface analysis
More informationRole of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs
Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs Feng Gao 1,2, Bin Lu 2, Carl V. Thompson 1, Jesús del Alamo 2, Tomás Palacios 2 1. Department of Materials Science and
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More informationComponents Research, TMG Intel Corporation *QinetiQ. Contact:
1 High-Performance 4nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (V CC =.5V) Logic Applications M. Radosavljevic,, T. Ashley*, A. Andreev*, S.
More informationAlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers
PRAMANA c Indian Academy of Sciences Vol. 79, No. 1 journal of July 2012 physics pp. 151 163 AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers T R LENKA
More informationElectrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors
Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors S. D. Mertens and J.A. del Alamo Massachusetts Institute of Technology Sponsor: Agilent Technologies Outline Introduction
More informationPerformance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain
Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky
More informationSUPPLEMENTARY INFORMATION
doi:.38/nature09979 I. Graphene material growth and transistor fabrication Top-gated graphene RF transistors were fabricated based on chemical vapor deposition (CVD) grown graphene on copper (Cu). Cu foil
More information11.9 W Output Power at S-band from 1 mm AlGaN/GaN HEMTs GL Nijmegen, The Netherlands. The Netherlands. The Netherlands
11.9 W Output Power at S-band from 1 mm AlGaN/GaN HEMTs M.C.J.C.M. Krämer a, F. Karouta a, J.J.M. Kwaspen a, M. Rudzinski b, P.K. Larsen b, E.M. Suiker c, P.A. de Hek c, T. Rödle d, Iouri Volokhine e and
More informationStrain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale
Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale Chung-Han Lin Department of Electrical & Computer Engineering, The Ohio State
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationPlanar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence
Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence Jungwoo Joh 1, Prashanth Makaram 2 Carl V. Thompson 2 and Jesús A. del Alamo 1 1 Microsystems Technology Laboratories,
More informationUniversity of Bristol - Explore Bristol Research. Early version, also known as pre-print
Risbud, D., Pedrotti, K., Power, M., Pomeroy, J., & Kuball, M. (2015). Thermal characterization of high voltage an-on-si Schottky Barrier Diodes (SBD) for designing an on-chip thermal shutdown circuit
More informationSupplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,
Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationManufacture of Nanostructures for Power Electronics Applications
Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline
More informationGaN for use in harsh radiation environments
4 th RD50 - Workshop on radiation hard semiconductor devices for very high luminosity colliders GaN for use in harsh radiation environments a (W Cunningham a, J Grant a, M Rahman a, E Gaubas b, J Vaitkus
More informationCVD-3 SIO-HU SiO 2 Process
CVD-3 SIO-HU SiO 2 Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard SIO-HU Process N 2 O Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More informationMEGAWATT SOLID-STATE ELECTRONICS
MATERIALS, PROCESS AND DEVICE DEVELOPMENT FOR GaN (and SiC) POWER DEVICES University of Florida: SRI: MCNC: Device Design/Simulation (In Collaboration with Sandia) Process Development Device Fabrication
More informationOSIRIS Optimal SIC substrates for Integrated Microwave and Power CircuitS
. OSIRIS Optimal SIC substrates for Integrated Microwave and Power CircuitS Development of a European isotopic SiC supply chain ECSEL Project 2014 Call Stéphane Piotrowicz on behalf of Sylvain Delage,
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationSupporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors
Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors Felicia A. McGuire 1, Yuh-Chen Lin 1, Katherine Price 1, G. Bruce Rayner 2, Sourabh
More informationEldad Bahat-Treidel (Autor) GaN-Based HEMTs for High Voltage Operation: Design, Technology and Characterization
Eldad Bahat-Treidel (Autor) GaN-Based HEMTs for High Voltage Operation: Design, Technology and Characterization https://cuvillier.de/de/shop/publications/6087 Copyright: Cuvillier Verlag, Inhaberin Annette
More informationInfluence of Schottky Diode Modelling Under Flat-Band Conditions on the Simulation of Submillimeter-Wave Mixers
Influence of Schottky Diode Modelling Under Flat-Band Conditions on the Simulation of Submillimeter-Wave Mixers José V. Siles 1, Jesús Grajal 1 and A. di Carlo 2 1 Dep. de Señales, Sistemas y Radiocomunicaciones,
More informationGRAPHENE ON THE Si-FACE OF SILICON CARBIDE USER MANUAL
GRAPHENE ON THE Si-FACE OF SILICON CARBIDE USER MANUAL 1. INTRODUCTION Silicon Carbide (SiC) is a wide band gap semiconductor that exists in different polytypes. The substrate used for the fabrication
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationCPC3730CTR. 350V N-Channel Depletion-Mode FET (SOT-89) INTEGRATED CIRCUITS DIVISION
V (BR)DSX / V (BR)DGX R DS(on) (max) I DSS (min) Package 35V P 3 14mA SOT-89 Features Low R DS(on) at Cold Temperatures R DS(on) 3 max. at 25ºC High Input Impedance High Breakdown Voltage: 35V P Low (off)
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationMicroelectronics Reliability
Microelectronics Reliability () 87 879 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Impact of high-power stress on
More informationEV Group. Engineered Substrates for future compound semiconductor devices
EV Group Engineered Substrates for future compound semiconductor devices Engineered Substrates HB-LED: Engineered growth substrates GaN / GaP layer transfer Mobility enhancement solutions: III-Vs to silicon
More informationSemiconductor Detectors
Semiconductor Detectors Summary of Last Lecture Band structure in Solids: Conduction band Conduction band thermal conductivity: E g > 5 ev Valence band Insulator Charge carrier in conductor: e - Charge
More informationFin and Island Isolation of AlGaN/GaN HFETs and Temperature-dependent Modeling of Drain Current Characteristics of AlGaN/GaN HFETs
Fin and Island Isolation of AlGaN/GaN HFETs and Temperature-dependent Modeling of Drain Current Characteristics of AlGaN/GaN HFETs Bandar AlOtaibi A Thesis in The Department of Electrical and Computer
More informationGaN based transistors
GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute
More informationN-Channel Enhancement-Mode Vertical DMOS FET
N-Channel Enhancement-Mode Vertical DMOS FET Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds Excellent thermal stability Integral
More informationRecent progress in MOCVD Technology for Electronic and Optoelectronic Devices
AIXTRON SE Recent progress in MOCVD Technology for Electronic and Optoelectronic Devices Prof Dr.-Ing. Michael Heuken 1,2 Vice President Corporate Research&Development 1) AIXTRON SE, Dornkaulstr. 2, 52134
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationCVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process Standard MFSIN-HU-2 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationNiCl2 Solution concentration. Etching Duration. Aspect ratio. Experiment Atmosphere Temperature. Length(µm) Width (nm) Ar:H2=9:1, 150Pa
Experiment Atmosphere Temperature #1 # 2 # 3 # 4 # 5 # 6 # 7 # 8 # 9 # 10 Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1,
More informationTransistori ad effetto di campo con canale in grafene (GFET) aventi risposta fotoelettrica
Transistori ad effetto di campo con canale in grafene (GFET) aventi risposta fotoelettrica M. A. Giambra, E. Calandra, S. Stivala, A. Busacca DEIM Università di Palermo, via delle Scienze, Edifico 9, 90128,
More informationUltra-low noise HEMTs for deep cryogenic lowfrequency and high-impedance readout electronics
Ultra-low noise HEMTs for deep cryogenic lowfrequency and high-impedance readout electronics Y. Jin, Q. Dong, Y.X. Liang, A. Cavanna, U. Gennser, L Couraud - Why cryoelectronics - Why HEMT - Noise characterization
More informationCVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process Standard MFSIN-HU-1 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610
TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) Chopper Regulator, DC DC Converter and Motor Drive Applications Unit: mm Low drain source ON resistance : RDS (ON) = 2.3 Ω (typ.) High
More informationPOLARIZATION INDUCED EFFECTS IN AlGaN/GaN HETEROSTRUCTURES
Vol. 98 (2000) ACTA PHYSICA POLONICA A No. 3 Proceedings of the XXIX International School of Semiconducting Compounds, Jaszowiec 2000 POLARIZATION INDUCED EFFECTS IN AlGaN/GaN HETEROSTRUCTURES O. AMBACHER
More informationJFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.
JFET/MESFET JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar. JFET has higher transconductance than the MOSFET. Used in low-noise,
More informationLNTA4001NT1G S-LNTA4001NT1G. Small Signal MOSFET 20 V, 238 ma, Single, N-Channel, Gate ESD Protection LESHAN RADIO COMPANY, LTD.
Small Signal MOSFET V, 38 ma, Single, N-Channel, Gate ESD Protection Features Low Gate Charge for Fast Switching Small.6 x.6 mm Footprint ESD Protected Gate Pb-Free Package is Available ESD Protected:V
More informationEpitaxial SiC Schottky barriers for radiation and particle detection
Epitaxial SiC Schottky barriers for radiation and particle detection M. Bruzzi, M. Bucciolini, R. D'Alessandro, S. Lagomarsino, S. Pini, S. Sciortino INFN Firenze - Università di Firenze F. Nava INFN Bologna
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K02F
TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K02F High Speed Switching Applications Unit: mm Small package Low on resistance : R on = 200 mω (max) (V GS = 4 V) : R on = 250 mω (max) (V
More informationOFF-state TDDB in High-Voltage GaN MIS-HEMTs
OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding
More informationSelf-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation
Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal* and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationIndustrial Applications of Ultrafast Lasers: From Photomask Repair to Device Physics
Industrial Applications of Ultrafast Lasers: From Photomask Repair to Device Physics Richard Haight IBM TJ Watson Research Center PO Box 218 Yorktown Hts., NY 10598 Collaborators Al Wagner Pete Longo Daeyoung
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More information2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationFig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
More informationELEC 4700 Assignment #2
ELEC 4700 Assignment #2 Question 1 (Kasop 4.2) Molecular Orbitals and Atomic Orbitals Consider a linear chain of four identical atoms representing a hypothetical molecule. Suppose that each atomic wavefunction
More information60 V, 0.3 A N-channel Trench MOSFET
Rev. 01 11 September 2009 Product data sheet 1. Product profile 1.1 General description ESD protected N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT2 (TO-26AB) Surface-Mounted
More informationN-Channel Dual Gate MOS-Fieldeffect Tetrode, Depletion Mode
VISHAY BF9 N-Channel Dual Gate MOS-Fieldeffect Tetrode, Depletion Mode Features Integrated gate protection diodes High cross modulation performance Low noise figure High gain High AGC-range Low feedback
More informationMicrosystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)
Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne
More informationCHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS
CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS By ERICA ANN DOUGLAS A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT
More informationTHE properties of high electron saturation velocity and
4218 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016 AlGaN/GaN HEMTs on Silicon With Hybrid Schottky Ohmic Drain for RF Applications Chuan-Wei Tsou, Hsueh-Chun Kang, Yi-Wei Lian,
More informationWorkShop Audace. INSA ROUEN 8 juin 2012
WorkShop Audace INSA ROUEN 8 juin 2012 Groupe de Physique des Matériaux Failure analysis of the HEMT GaN Cécile Genevois 8 juin 2012 AGENDA Context GPM presentation GPM: High Technology instruments Power
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationAnomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress
Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress Yufei Wu, Jesús A. del Alamo Microsystems Technology Laboratories, Massachusetts Institute of Technology October 04, 2016 Sponsor:
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationInvestigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure
http://dx.doi.org/10.5573/jsts.2014.14.4.478 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.4, AUGUST, 2014 Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors
More informationIII-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationSupplementary Figure 1 shows overall fabrication process and detailed illustrations are given
Supplementary Figure 1. Pressure sensor fabrication schematics. Supplementary Figure 1 shows overall fabrication process and detailed illustrations are given in Methods section. (a) Firstly, the sacrificial
More informationSupplementary Information
Supplementary Information Ambient effects on electrical characteristics of CVD-grown monolayer MoS 2 field-effect transistors Jae-Hyuk Ahn, 1,2 William M. Parkin, 1 Carl H. Naylor, 1 A. T. Charlie Johnson,
More informationA HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR
Journal of Physical Science, Vol. 17(2), 161 167, 2006 161 A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR A.Y. Hudeish 1,2* and A. Abdul Aziz 1 1 School of Physics, Universiti Sains Malaysia, 11800
More information2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 3 28 April 26 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology..2 Features Logic level
More informationDuring such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge.
Q1 (a) If we apply a positive (negative) voltage step to a p-type (n-type) MOS capacitor, which is sufficient to generate an inversion layer at equilibrium, there is a time interval, after the step, when
More informationTrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.
M3D88 Rev. 2 2 November 21 Product data 1. Description in a plastic package using TrenchMOS 1 technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level
More informationS-Parameter Simulation of RF-HEMTs
S-Parameter Simulation of RF-HEMTs R. Quay 1, R. Reuter 1, V. Palankovski 2, S. Selberherr2 1 Fraunhofer Institute for Applied Solid-State Physics, Tullastr.72, D-79108 Freiburg, Germany 2 Institute for
More informationAll-electrical measurements of direct spin Hall effect in GaAs with Esaki diode electrodes.
All-electrical measurements of direct spin Hall effect in GaAs with Esaki diode electrodes. M. Ehlert 1, C. Song 1,2, M. Ciorga 1,*, M. Utz 1, D. Schuh 1, D. Bougeard 1, and D. Weiss 1 1 Institute of Experimental
More informationPMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.
M3D88 Rev. 2 24 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features TrenchMOS technology
More informationGraphene Fundamentals and Emergent Applications
Graphene Fundamentals and Emergent Applications Jamie H. Warner Department of Materials University of Oxford Oxford, UK Franziska Schaffel Department of Materials University of Oxford Oxford, UK Alicja
More informationCarbon Nanotubes in Interconnect Applications
Carbon Nanotubes in Interconnect Applications Page 1 What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? Comparison of electrical properties
More informationMetallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2
Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π-mosⅦ) TK6A50D
TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π-mosⅦ) TKAD TKAD Switching Regulator Applications Unit: mm Low drain-source ON-resistance: R DS (ON) =. Ω (typ.) High forward transfer admittance:
More informationNovel materials and nanostructures for advanced optoelectronics
Novel materials and nanostructures for advanced optoelectronics Q. Zhuang, P. Carrington, M. Hayne, A Krier Physics Department, Lancaster University, UK u Brief introduction to Outline Lancaster University
More informationElectrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET
Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department
More informationPHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.
M3D87 Rev. 2 3 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT223.
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationSelf-Assembled InAs Quantum Dots
Self-Assembled InAs Quantum Dots Steve Lyon Department of Electrical Engineering What are semiconductors What are semiconductor quantum dots How do we make (grow) InAs dots What are some of the properties
More informationOverview of Modeling and Simulation TCAD - FLOOPS / FLOODS
Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS Modeling Overview Strain Effects Thermal Modeling TCAD Modeling Outline FLOOPS / FLOODS Introduction Progress on GaN Devices Prospects for Reliability
More informationNanoelectronics. Topics
Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic
More information