MEGAWATT SOLID-STATE ELECTRONICS
|
|
- Cathleen Freeman
- 5 years ago
- Views:
Transcription
1 MATERIALS, PROCESS AND DEVICE DEVELOPMENT FOR GaN (and SiC) POWER DEVICES University of Florida: SRI: MCNC: Device Design/Simulation (In Collaboration with Sandia) Process Development Device Fabrication (In Collaboration with Sandia) High Rate GaN Epitaxy Novel Gate Dielectrics Characterization High Field Transport Device Design Packaging Commercialization
2 OBJECTIVES Develop the Technology Base for GaN-Based Electrical Switches at Power Levels Well Above 1MW - 25kV Stand-Off Voltage - 2 ka Conducting Current - Forward Voltage Drop <2% of Rated Voltage - 50 khz Operating Frequency APPLICATIONS : More Efficient Transmission and Distribution of Electric Power, as part of EPRI s Flexible AC Transmission Systems (FACTS) Concept : Single-Pulse Switching In the Sub-Systems of Hybrid-Electric Combat Vehicles (DARPA/DOD)
3 CONCEPT MEGAWATT SOLID-STATE ELECTRONICS Low Power MOSFET + Thyristor GTO Thyristor GTO + Power Diodes + Packaging Inverter Module Approach is to Make Devices in Parallel with Materials Development, Modelling and package Development ACHIEVEMENTS Previous: GaN D-Mode MOSFET AlGaN/GaN Bipolar Transistor (Precursor to Thyristor) Process Modules (W contacts, Dry Etching, Implant Doping) This Period: GaN Schottky Rectifiers with V RB 2000 V, FOM 2 ( V ) RB 2 R = 4 48 MW cm ON Process Modules (Etch Damage, Isolation) Free Standing GaN Substrates Initial Packaging Results High Field Transport Theory
4 Free-Standing GaN Single Crystal Substrates MOVPE Capping Layer µm MOVPE GaN Thick GaN Layer µm µm HVPE GaN MOVPE GaN Barrier Layer Separation Plane Schematic of the growth sequence to produce free-standing GaN film Å LiGaO 2 Substrate Nitrided Layer Substrate H 2 + HCl + GaN Hot wall reactor NH 3 GaCl NH 3 /N 2 GaCl + CH 4 Ga(CH 3 ) 3 /N 2 HCl Schematic growth mechanism in the combined MOCVD/ hydride VPE reactor.
5 Free-Standing GaN Single Crystal Substrates Free standing bulk GaN substrate grown with the MOCVD/hydride VPE process (10 x 10 x 0.3 mm 3 ). XRD scan from 50µm thick, free-standing GaN.
6 Free-Standing GaN Substrate (Separated From LiGaO 2 Substrate)
7 Free-Standing HVPE Grown GaN Substrate
8 Dry Etch Damage on n-gan Ti/Au Pt/Au Ti/Au 5 4 control 3 µm undoped (n~10 17 cm -3 ) GaN 0.5 µm n + (10 18 cm -3 ) GaN Al 2 O 3 substrate V B (V) 3 2 Pt/Au Annealing Temperature ( o C) Ti/Au 3 µm GaN 0.5 µm n + -GaN Al 2 O 3 substrate Ti/Au V B (V) control Depth Removed (Å)
9 Dry Etch Damage in n-gan Current (ma) control sample 40 W rf 100 W rf 150 W rf 250 W rf Voltage (V) H 2 Plasma 500 W ICP V B (V) 12 8 H 2 N rf Power (W) 350 Current (ma) Voltage (V) N 2 Plasma 500 W ICP Self dc Bias (V) H 2 N rf Power (W)
10 Dry Etch Damage in p-gan Breakdown Voltage (V) Ar H 2 Ar H Self-dc Bias (V) -V F (V) n-p junction control diode ICP Power (W) ICP Power (W)
11 Dry Etch Damage in p-gan Breakdown Voltage (V) Breakdown Voltage (V) as-exposed control Depth Removed (Å) Annealing Temperature ( o C)
12 Metal/GaAs(C)/GaN(Mg) Contacts Metal p-gaas (C) p-gan (Mg) 3.4 ev ÄE C ~ 0.2eV 1.43 ev Interface states E F CONCENTRATION (atoms/cc) As (counts) C GaAs/GaN O GaN (counts) SECONDARY ION INTENSITY (cts/sec) ÄE V ~ 1.8eV DEPTH (Angstroms) 10 0
13 Structural and Electrical Results Specific Contact Resistance of Ni/Au p-ohmic Contacts (Measured at 250 o C) Material ρ c (ohm cm 2 ) ρ c (ohm cm 2 ) unannealed 800 o C p-gaas(c) 9-14x x10-6 p-gan(mg) 8x10-2 4x10-3 p-gaas( C)/p-GaN(Mg) 7x10-3 2x10-3
14 Implant Isolation of n-gan 1.2x10 18 O + 3E12 30 ke Ion Concentration (cm -3 ) 1.0x x x x x E12 60 kev 9E kev 9E kev 2E kev Sum Depth(Å) 1.8x10 18 Ti GaN Ion Concentration (cm -3 ) 1.6x x x x x x x10 17 O + 3E12 30 ke 5E12 60 kev 9E kev 9E kev 2E kev Sum 2.0x Depth(Å)
15 Thermal Stability of Implant Isolation Sheet Resistance ( Ω/square) Pre-implantation Sheet Resistance Sheet Resistance ( Ω/square) Pre-implantation Sheet Resistance Annealing Temperature (ºC) Annealing Temperature (ºC)
16 D (cm -2 s -1 ) CONCENTRATION (atoms/cc) MEGAWATT SOLID-STATE ELECTRONICS 17 O 16 O 18 O Si (counts) SiO 2 /GaN GaN (counts) DEPTH (Angstroms) 17 O in GaN /T (K -1 ) SECONDARY ION INTENSITY (cts/sec) CONCENTRATION (atoms/cc) Oxygen Indiffusion into GaN 500 o C as deposited 700 o C 17 O in GaN GaN (counts) 900 o C DEPTH (Angstroms) SECONDARY ION INTENSITY (cts/sec)
17 PLASMA CHEMISTRY Etch Rate (Å/min) W rf, 2 mtorr, 15 sccm Etch rate (Å/min) W ICP, 2 mtorr, 15 sccm PF 5 BF 3 SF 6 NF ICP-Power (W ) rf-power (W) Selectivity SiC/Al SiC/Ni SiC/ITO Selectivity NF3/5O2 250W rf 2mTorr SiC/Al SiC/Ni SiC/ITO % NF 3 (Total flow NF 3 /O 2 is 15 sccm) ICP Power (W )
18 Etch Rate (µm/min) Etching SiC Al Ni ITO 10NF 3 /5O 2 750W ICP 2mTorr DEEP FEATURE ETCHING Deposition -1 8 Infinite 6 Selectivity 4 2 SiC/Al SiC/Ni SiC/ITO rf Power (W)
19 EFFECT OF UV ILLUMINATION ON SiC ETCH RATES Etch Rate (Å/min) UV w/o UV dc self-bias 200 W rf 2 mtorr 10Cl 2 /5Ar dc self-bias (-V) Etch Rate (Å/min) W rf 2 m Torr 10SF 6 /5A r U V w /o U V dc self-bias dc self-bias (-V) ICP power (W) ICP pow er (W ) Etch Rate (Å/min) W ICP 2 mtorr 10Cl 2 /5Ar UV w/o UV dc self-bias dc self-bias (-V) Etch Rate (Å/min) W ICP 2 mtorr 10SF 6 /5Ar UV w/o UV dc self-bias dc self-bias (-V) rf power (W ) rf power (W )
20 SEM MICROGRAPHS OF ETCHED SiC FEATURES WITHOUT UV WITH UV
21 GaN Schottky Diode Rectifiers Ti/Au Ti/Au 4 µm GaN undoped 1 µm n + GaN(Si) cm -3 LT GaN buffer Al 2 O 3 substrate Planar (Top) and Mesa (Right) Structures
22 Material Characterization GaN diode N Concentration (atoms/cc) Si (+ 14 N) H O C Secondary Ion Intensity (cts/sec) Mg Depth (µm) RMS Roughness 0.2nm (1x1µm 2 ) 1.6nm (10x10µm 2 ) Surface Defect Density 10 8 cm -2 Major Impurities O - 7x10 17 cm -3 Si cm -3
23 Reverse Breakdown Voltage At Room Temperature 12 8 GaN diode + MOCVD 4µ m UNDOPED / 1µ m n V RB = 356V Current (ma) 4 2 = 3.5V (100A cm ) V F 2 R ON = 28mΩ cm Voltage (V) ( ) 2 VRB 2 = 4.2 MW cm R ON
24 V RB Temperature Dependence 330 V RB (V) GaN diode In GaN mesa diodes, we observe a negative temperature coefficient for V RB - surface or defect-assisted breakdown Some reports of positive temperature coefficients in GaN p-i-n diodes and HFETs 290 V F decreases with temperature (3.5V at 25 O C, 2V at 200 o C) Temperature ( o C)
25 GaN Diode Reverse Recovery Current Transient Waveform V RB = 356V T = 300K Current Density (A/cm 2 ) Time (µs)
26 GaN Schottky Rectifiers Current (A) Currnet (A) Voltage (V) Voltage (V) 11µm Normal MOCVD V RB = 550V, V F =3.5V, R ON = 6 mω cm 2 (V RB ) 2 /R ON = 48MW cm -2 3µm Modified MOCVD V RB >2,000V, best V F = 15V (more typically 50V due to inconsistent implant activation),r ON = 0.8 Ωcm 2 (V RB ) 2 /R ON > 5MW cm -2
27 High Breakdown GaN Grown by Modified MOCVD
28 GaN Breakdown Voltage As A Function of Doping and Thickness Breakdown Voltage (V) Thickness 100 µ 50 µ 20 µ 10 µ 5 µ 1 µ Punch-through GaN Diode Avalanche BD this work (3µm) this work (4µm) Caltech (9µm) this work (11µm) Caltech (11µm) Drift Region Doping Concentration (cm -3 ) Depletion Width at Breakdown W = Reverse Breakdown Voltage V R B Maximum Electric Field at Breakdown E where = permittivity K 8 7 Ke 1 E G 7 7 N B ( 2K e N ) = B M = 8eN k B 0.125
29 Specific Resistance and Figure-of-Merit Specific Resistance (ohm-cm 2 ) 10 0 GaN-UF Diode Rectifiers GaN-UF SiC-ABB GaN-Caltech SiC-Purdue GaN-UF Si SiC-NCSU 6H-SiC 4H-SiC SiC-RPI GaN Breakdown Voltage (V) UF Diodes R ON = mω cm -2 V RB = 356-2,000 FOM (V RB ) 2 /R ON = MW cm -2 R ON = 4( V ) RB µ E C where V RB = breakdown voltage µ = carrier mobility = permittivity E C = critical field for breakdown P sub W sub = resistivity/thickness of substrate P sub W sub + R C
30 Reverse Leakage of GaN Rectifier J R (A/cm 2 ) SiC AND GaN DIODE RECTIFIERS SiC (NCSU, '95) SiC (Siemens, '97) SiC (Purdue, '97) SiC (Philips, '97) GaN (UF, '99) SiC (Cree, '97) GaN (Caltech, '99) SiC (RPI, '98) SiC (Cincinnati, '97) SiC (D-Benz, '97) SiC (ABB, '97) V R (Volts) GaN (UF, '99) Theory with Barrier Lowering J R = A**T 2 exp where J R = reverse current density A** = Richardson s constant T = φ B = e ( φ φ ) B B kt absolute temperature Schottky barrier height φ B = image-force induced barrier lowering (after Khemka et.al., SSE in press Rhoderick & Williams).
31 Forward Drop of Rectifier V F (Volts) SiC AND GaN DIODE RECTIFIERS J F = 100A/cm 2 25 o C GaN (UF, '99) GaN (Caltech, '99) SiC (RPI, '98) SiC (Cincinnati, '97) SiC (Philips, '97) Φ B = 1.75 ev 1.50 ev 1.25 ev 1.00 ev SiC (Purdue, '98) V F = nkt e where n = T = ideality factor absolute temperature A** = Richardson s constant φ B = In J F A** T 2 + n φ Schottky barrier height B + R ON J F NCSU, '95 V RB (Volts) Kyoto Univ., '95 R ON = specific on-resistance J F = current density at UF (after Baliga (1994), Khemka et.al. SSE (in press).
32 Contributions of Surface & Bulk Leakage Current 10-6 GaN Schottky Diodes 10-3 GaN Schottky Diodes I R (A) I R D 2 (b u l k) I R D (p e r i me t e r) V R = 150V V R = 15V J R (A cm -2 ) V R = 150V V R = 15V Contact Diameter (µm) Perimeter/Area Ratio (cm -1 )
33 SUMMARY OF RECTIFIER RESULTS FROM DIFFERENT GROWTH TECHNIQUES METHOD THICKNESS DOPING V RB (V) COMMENTS (µm) (cm -3 ) HVPE x O, Si Backgrounds MBE 3-5 5x Thickness MOCVD (Normal) x MW cm -2 MOCVD (Modified) ,000 Improve V F, R ON
34 View of High Breakdown Rectifier Design
35 View of Rectifier Fingers Schottky Contact Schottky Contact Ohmic contact SiO 2 p-implant GaN layer n + -implant
36 View of Junction Barrier Controlled Schottky (JBS) Rectifiers KT m+ s J ln( ) 2 q 2d AT ( x + t)( m+ s) ( m+ s 2d) m+ s 2d FC i V FS = φ B + + ρ ln( ) J FC Where: V FS is the forward voltage drop of the JBS rectifier J L = 2d ( ) AT m + s 2 qφ B q exp[ ( )]exp( kt kt qe 4πε S Where: J L is the reverse leakage current of the JBS rectifiers SiO 2 Schottky Contact Ohmic contact p-implant GaN layer n + -implant
37 View of Rectifiers with Floating Field Ring Termination Extend the depletion boundary along the surface of dielectric layer and reduce the electric field crowing at the edge V ffr = 2 qn A 2 W S S V qn a + ε 2ε S A W S SiO 2 Schottky Contact Ohmic contact Where: V ffr is the potential of the floating field ring N A is the doping concentration ε S is permittivity W S is the floating field ring spacing Va is the applied Schottky bias p-implant GaN layer n + -implant
38 View of Rectifiers with Edge Termination Proper Design of the edge termination is critical for both obtaining a high breakdown voltage and reducing the onstate voltage drop and the switching times SiO 2 Schottky Metal Ohmic contact P + Guard Ring: Place a P-type diffused guard ring at the edge of the Schottky barrier metal Metal Overlap: Extend the Schottky barrier metal over an oxide layer at the edge p-implant GaN layer n-implant
39 FUTURE WORK THYRISTORS - Grow P-N Junctions, Bipolars And Then Thyristors On Free-Standing GaN Substrates (Strong Correlation Of Distance From Heteroepitaxial Interface With High Junction Leakage And Poor Modulation Characteristics) - Lateral, All-implanted Devices RECTIFIERS - Edge Termination/Surface Passivation - P-I-N vs Schottky Tradeoff Comparison Temperature Dependence Of V RB, V F, Switching Characteristics - Stability At 300 o C Under Bias
Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy
Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Yutaka Tokuda Department of Electrical and Electronics Engineering, Aichi Institute of Technology,
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Wednesday, October 30, 013 1 Introduction Chapter 4: we considered the
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Monday, November 11, 013 1 Introduction Chapter 4: we considered the semiconductor
More informationHigh-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena
High-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena Tsuyoshi Funaki 1a), Tsunenobu Kimoto 2, and Takashi Hikihara 1 1 Kyoto University, Dept. of Electrical Eng.
More informationFabrication of a 600V/20A 4H-SiC Schottky Barrier Diode
Fabrication of a 600V/20A 4H-SiC Schottky Barrier Diode In-Ho Kang, Sang-Cheol Kim, Jung-Hyeon Moon, Wook Bahng, and Nam-Kyun Kim Power Ssemiconductor Research Center, Korea Electrotechnology Research
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More information8. Schottky contacts / JFETs
Technische Universität Graz Institute of Solid State Physics 8. Schottky contacts / JFETs Nov. 21, 2018 Technische Universität Graz Institute of Solid State Physics metal - semiconductor contacts Photoelectric
More informationCharacteristics of Neutral Beam Generated by a Low Angle Reflection and Its Etch Characteristics by Halogen-Based Gases
Characteristics of Neutral Beam Generated by a Low Angle Reflection and Its Etch Characteristics by Halogen-Based Gases Geun-Young Yeom SungKyunKwan University Problems of Current Etch Technology Scaling
More informationSchottky diodes. JFETs - MESFETs - MODFETs
Technische Universität Graz Institute of Solid State Physics Schottky diodes JFETs - MESFETs - MODFETs Quasi Fermi level When the charge carriers are not in equilibrium the Fermi energy can be different
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationEdge termination study and fabrication of a 4H SiC junction barrier Schottky diode
Edge termination study and fabrication of a 4H SiC junction barrier Schottky diode Chen Feng-Ping( ) a), Zhang Yu-Ming( ) a), Zhang Yi-Men( ) a), Tang Xiao-Yan( ) a), Wang Yue-Hu( ) a), and Chen Wen-Hao(
More informationDiodes for Power Electronic Applications
Lecture Notes Diodes for Power Electronic Applications William P. Robbins Professor, Dept. of Electrical and Computer Engineering University of Minnesota OUTLINE PN junction power diode construction Breakdown
More informationAvalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping
Avalanche breakdown Impact ionization causes an avalanche of current Occurs at low doping Zener tunneling Electrons tunnel from valence band to conduction band Occurs at high doping Tunneling wave decays
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationPreliminary measurements of charge collection and DLTS analysis of p + /n junction SiC detectors and simulations of Schottky diodes
Preliminary measurements of charge collection and DLTS analysis of p + /n junction SiC detectors and simulations of Schottky diodes F.Moscatelli, A.Scorzoni, A.Poggi, R.Nipoti DIEI and INFN Perugia and
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationEffects of Antimony Near SiO 2 /SiC Interfaces
Effects of Antimony Near SiO 2 /SiC Interfaces P.M. Mooney, A.F. Basile, and Zenan Jiang Simon Fraser University, Burnaby, BC, V5A1S6, Canada and Yongju Zheng, Tamara Isaacs-Smith Smith, Aaron Modic, and
More informationA New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis
M. Jagadesh Kumar and C. Linga Reddy, "A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis", IEEE Trans. on Electron Devices, Vol.50, pp.1690-1693,
More informationMetal Semiconductor Contacts
Metal Semiconductor Contacts The investigation of rectification in metal-semiconductor contacts was first described by Braun [33-35], who discovered in 1874 the asymmetric nature of electrical conduction
More informationMake sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationElectrical Characterization of PiN Diodes with p + layer Selectively Grown by VLS Transport
Materials Science Forum Online: 2013-01-25 ISSN: 1662-9752, Vols. 740-742, pp 911-914 doi:10.4028/www.scientific.net/msf.740-742.911 2013 Trans Tech Publications, Switzerland Electrical Characterization
More informationChapter 7. The pn Junction
Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationTokyo Institute of Technology Engineering. Bachelor Thesis. Electrical Characteristics of SiC Schottky Diodes with TiC and TiSi2 Electrodes
Tokyo Institute of Technology Engineering Bachelor Thesis Electrical Characteristics of SiC Schottky Diodes with TiC and TiSi2 Electrodes Supervisor: Professor Hiroshi Iwai Associate Professor Kuniyuki
More informationJFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.
JFET/MESFET JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar. JFET has higher transconductance than the MOSFET. Used in low-noise,
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationSystem Modeling and Characterization of SiC Schottky Power Diodes
System Modeling and Characterization of SiC Schottky Power Diodes Hui Zhang, Student Member, IEEE, Leon M. Tolbert, Senior Member, IEEE, Burak Ozpineci, Senior Member, IEEE Abstract-Most of the present
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationGaN based transistors
GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationCharacteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures
034 Chin. Phys. B Vol. 19, No. 5 2010) 057303 Characteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures Liu Hong-Xia ), Wu Xiao-Feng ), Hu Shi-Gang
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationCreation and annealing of point defects in germanium crystal lattices by subthreshold energy events
Creation and annealing of point defects in germanium crystal lattices by subthreshold energy events University of Sevilla 203 Sergio M. M. Coelho, Juan F. R. Archilla 2 and F. Danie Auret Physics Department,
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationEffect on 4H-SiC Schottky Rectifiers of Ar Discharges Generated in A Planar Inductively Coupled Plasma Source
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO. 1, MARCH, 2003 21 Effect on 4H-SiC Schottky Rectifiers of Ar Discharges Generated in A Planar Inductively Coupled Plasma Source P.G. Jung, W.
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationElectrical Characteristics of Multilayer MoS 2 FET s
Electrical Characteristics of Multilayer MoS 2 FET s with MoS 2 /Graphene Hetero-Junction Contacts Joon Young Kwak,* Jeonghyun Hwang, Brian Calderon, Hussain Alsalman, Nini Munoz, Brian Schutter, and Michael
More informationTunneling transport. Courtesy Prof. S. Sawyer, RPI Also Davies Ch. 5
unneling transport Courtesy Prof. S. Sawyer, RPI Also Davies Ch. 5 Electron transport properties l e : electronic mean free path l φ : phase coherence length λ F : Fermi wavelength ecture Outline Important
More informationChap. 11 Semiconductor Diodes
Chap. 11 Semiconductor Diodes Semiconductor diodes provide the best resolution for energy measurements, silicon based devices are generally used for charged-particles, germanium for photons. Scintillators
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationXPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger
XPS/UPS and EFM Brent Gila XPS/UPS Ryan Davies EFM Andy Gerger XPS/ESCA X-ray photoelectron spectroscopy (XPS) also called Electron Spectroscopy for Chemical Analysis (ESCA) is a chemical surface analysis
More informationLecture 9: Metal-semiconductor junctions
Lecture 9: Metal-semiconductor junctions Contents 1 Introduction 1 2 Metal-metal junction 1 2.1 Thermocouples.......................... 2 3 Schottky junctions 4 3.1 Forward bias............................
More informationSemiconductor Detectors are Ionization Chambers. Detection volume with electric field Energy deposited positive and negative charge pairs
1 V. Semiconductor Detectors V.1. Principles Semiconductor Detectors are Ionization Chambers Detection volume with electric field Energy deposited positive and negative charge pairs Charges move in field
More informationFabrication and characteristics of Hg/n-bulk GaN schottky diode
Leonardo Journal of Sciences ISSN 1583-0233 Issue 26, January-June 2015 p. 113-123 Fabrication and characteristics of Hg/n-bulk GaN schottky diode Belkadi NABIL 1, Rabehi ABDELAZIZ 2, Zahir OUENNOUGHI
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationFigure 3.1 (p. 141) Figure 3.2 (p. 142)
Figure 3.1 (p. 141) Allowed electronic-energy-state systems for two isolated materials. States marked with an X are filled; those unmarked are empty. System 1 is a qualitative representation of a metal;
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Fabrication of semiconductor sensor
More informationIntroduction to Semiconductor Physics. Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India
Introduction to Semiconductor Physics 1 Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India http://folk.uio.no/ravi/cmp2013 Review of Semiconductor Physics Semiconductor fundamentals
More informationSemiconductor X-Ray Detectors. Tobias Eggert Ketek GmbH
Semiconductor X-Ray Detectors Tobias Eggert Ketek GmbH Semiconductor X-Ray Detectors Part A Principles of Semiconductor Detectors 1. Basic Principles 2. Typical Applications 3. Planar Technology 4. Read-out
More informationLecture 12. Semiconductor Detectors - Photodetectors
Lecture 12 Semiconductor Detectors - Photodetectors Principle of the pn junction photodiode Absorption coefficient and photodiode materials Properties of semiconductor detectors The pin photodiodes Avalanche
More informationSemiconductor Detectors
Semiconductor Detectors Summary of Last Lecture Band structure in Solids: Conduction band Conduction band thermal conductivity: E g > 5 ev Valence band Insulator Charge carrier in conductor: e - Charge
More informationAlGaN/GaN heterostructures for enhancement mode transistors
Università degli Studi di Catania Scuola Superiore di Catania International PhD in Nanoscience XXV cycle AlGaN/GaN heterostructures for enhancement mode transistors Giuseppe Greco Coordinator of PhD Prof.ssa
More information12/10/09. Chapter 18: Electrical Properties. View of an Integrated Circuit. Electrical Conduction ISSUES TO ADDRESS...
Chapter 18: Electrical Properties ISSUES TO ADDRESS... How are electrical conductance and resistance characterized? What are the physical phenomena that distinguish? For metals, how is affected by and
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationTheory of Electrical Characterization of Semiconductors
Theory of Electrical Characterization of Semiconductors P. Stallinga Universidade do Algarve U.C.E.H. A.D.E.E.C. OptoElectronics SELOA Summer School May 2000, Bologna (It) Overview Devices: bulk Schottky
More informationMENA9510 characterization course: Capacitance-voltage (CV) measurements
MENA9510 characterization course: Capacitance-voltage (CV) measurements 30.10.2017 Halvard Haug Outline Overview of interesting sample structures Ohmic and schottky contacts Why C-V for solar cells? The
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationBreakdown Voltage Characteristics of SiC Schottky Barrier Diode with Aluminum Deposition Edge Termination Structure
Journal of the Korean Physical Society, Vol. 49, December 2006, pp. S768 S773 Breakdown Voltage Characteristics of SiC Schottky Barrier Diode with Aluminum Deposition Edge Termination Structure Seong-Jin
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More informationChapter 3 The InAs-Based nbn Photodetector and Dark Current
68 Chapter 3 The InAs-Based nbn Photodetector and Dark Current The InAs-based nbn photodetector, which possesses a design that suppresses surface leakage current, is compared with both a commercially available
More informationMetal Semiconductor Contacts
10 Metal Semiconductor Contacts 10.1. Introduction In this chapter, the basic device physics, the electrical and transport properties, the formation and characterization of various metal semiconductor
More informationSemi-insulating SiC substrates for high frequency devices
Klausurtagung Silberbach, 19. - 21. Feb. 2002 Institut für Werkstoffwissenschaften - WW 6 Semi-insulating SiC substrates for high frequency devices Vortrag von Matthias Bickermann Semi-insulating SiC substrates
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationElectronic Devices & Circuits
Electronic Devices & Circuits For Electronics & Communication Engineering By www.thegateacademy.com Syllabus Syllabus for Electronic Devices Energy Bands in Intrinsic and Extrinsic Silicon, Carrier Transport,
More informationXing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University
微纳光电子材料与器件工艺原理 Doping 掺杂 Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Semiconductor PN Junctions Xing Sheng, EE@Tsinghua LEDs lasers detectors solar
More informationComponents Research, TMG Intel Corporation *QinetiQ. Contact:
1 High-Performance 4nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (V CC =.5V) Logic Applications M. Radosavljevic,, T. Ashley*, A. Andreev*, S.
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationSolid State Device Fundamentals
Solid State Device Fundamentals ENS 345 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Outline - Goals of the course. What is electronic device?
More information