Components Research, TMG Intel Corporation *QinetiQ. Contact:
|
|
- Alexina Pitts
- 5 years ago
- Views:
Transcription
1 1 High-Performance 4nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (V CC =.5V) Logic Applications M. Radosavljevic,, T. Ashley*, A. Andreev*, S. D. Coomber*, G. Dewey, M. T. Emeny*, M. Fearn*, D. G. Hayes*, K. P. Hilton*, M. K. Hudait, R. Jefferies*, T. Martin*, R. Pillarisetty, W. Rachmady, T. Rakshit, S. J. Smith*, M. J. Uren*, D. J. Wallis*, P. J. Wilding* ing* and Robert Chau Components Research, TMG Intel Corporation *QinetiQ Contact:
2 2 Outline Motivation Materials Transistors Benchmarking Summary
3 3 Outline Motivation Materials Transistors Benchmarking Summary
4 Advantages of III-V n-qwfets for Low V CC Logic (e.g..5v) 4 ELECTRON MOBILITY [cm 2 /Vs] Si InSb * InGaAs >3X improvement 1 2 5x x1 13 SHEET CARRIER DENSITY [cm -2 ] CUT-OFF FREQUENCY, f T [GHZ] 5 4 InSb n-qwfet on Si 3 (L G =85nm) 2 1 V CC =.5V InGaAs n-qwfet on Si (L G =8nm) V CC = 1.1V V CC =.5V Silicon (L G =6nm) DC POWER DISSIPATION [ W/ m] III-V n-channel has >3X higher electron mobility over Si III-V on Si achieves f T > 4GHz at V CC =.5V
5 Advantages of III-V n-qwfets for Low V CC Logic (e.g..5v) Measurement Data at V G -V T =.3V >5X Veff=Gmi/Cgi Gmi/Cgi,, extracted from RF measurements Further improvement in Veff via shorter gate-to to-qw separation and continued L G scaling 5
6 Advantages of III-V n-qwfets for Low V CC Logic (e.g..5v) Experimental Data: Experiment & Simulation: Intrinsic Drive Current (ma/ m) InGaAs QWFET (T OXE =34A) Strained Si (T OXE =14A) SS=9mV/dec DIBL=15mV/V V DS =.5V Gate Overdrive (V -V ) (Volt) G T % Gain III-V over Silicon Drain current, I D (ma/ m) nm InGaAs QW, T OXE =27A R SD matched to Si (Simulated) 8nm InGaAs QW T OXE =34A 2X R SD 4nm Strained Si 2%.1 T OXE =14A V -V =.3V G T Drain voltage, V (V) DS 8% Intrinsic drive current = (q*veff * n S ) At V G - V T =.3V, III-V V shows >5% gain in intrinsic drive current over Si Measured I DSAT gain in current devices >2% over Si 6
7 7 Advantages of III-V n-qwfets for Low V CC Logic (e.g..5v) Experimental Data: Experiment & Simulation: Intrinsic Drive Current (ma/ m) InGaAs QWFET 8nm InGaAs QW, T OXE =27A (T =34A) OXE R SD matched to Si (Simulated).8 Strained Si.4 8nm InGaAs QW 4 Question: Can (T we =14A) OXE identify promising p-channel T OXE =34A.6.3 2X R III-V QWFET options for 2 CMOS configuration? SD.4.2 SS=9mV/dec 4nm Strained Si 2%.2 DIBL=15mV/V.1 T OXE =14A V =.5V V -V =.3V DS G T Gate Overdrive (V -V ) (Volt) Drain voltage, V (V) G T DS % Gain III-V over Silicon Drain current, I D (ma/ m) 8%
8 P-channel QW Materials Options Gate delay [ps] 1 1 GaAs QW [1] InGaSb QW [2] Ge QW [3,4] Si p-mosfet Gate length L [nm] G Ge p-qwfet is an option under investigation Parallel conduction is a major issue Existing III-V p-qwfet data matched to Si at best Can p-channel performance in III-V be improved? InSb has highest hole mobility in III-V [1] Park, Proc. IEEE 1989; [2] Boos, EL 27; [3] Koester, EDL 2; [4] Arafa, EDL
9 9 Enhancing InSb Hole Mobility via Biaxial Compressive Strain.3 Bulk InSb m hh Effective hole mass m* h [m ].2.1. InSb on Al x In 1-x Sb with increasing Al% E(k) - E(k=) [ev].8% compressive strain 1.6% compressive strain 1.9% compressive strain K.P simulations show that biaxial compressive strain significantly reduces in-plane hole effective mass in InSb
10 1 Outline Motivation Materials Transistors Benchmarking Summary
11 11 InSb Quantum Well Device Structure Ti/Au Source 6nm p-doped 1nm p-doped Ti/Au Gate L G Ti/Au Drain low resistance cap Al x In 1-x Sb top barrier 3nm undoped Al x In 1-x Sb top barrier Be -doping 7nm undoped Al x In 1-x Sb spacer 5-15nm InSb quantum well 3 m undoped Al x In 1-x Sb bottom barrier 2nm Al y In 1-y Sb interfacial layer Semi-insulating GaAs substrate Quantum Well Energy [ev] x8 K.P-Poisson simulation Be -doping CB Al In Sb barriers E F VB E wavefunction InSb QW Distance [nm] Simulations indicate hole confinement in InSb QW Remote doping is utilized to reduce Coulomb scattering Larger biaxial strain requires reduction in QW thickness
12 12 Modulating Biaxial Compressive Strain in InSb Quantum Well Device Structure X-ray intensity [a.u.] 1.9% compressively strained GaAs InSb QW on Al.35 In.65 Sb substrate Al.3 In.7 Sb (1.6%) Al.15 In.85 Sb (.8%) Omega/2theta [arcsec] bottom barrier Ti/Au Source 6nm p-doped 1nm p-doped Ti/Au Gate L G Ti/Au Drain low resistance cap Al x In 1-x Sb top barrier 3nm undoped Al x In 1-x Sb top barrier Be -doping 7nm undoped Al x In 1-x Sb spacer 5-15nm InSb quantum well 3 m undoped Al x In 1-x Sb bottom barrier 2nm Al y In 1-y Sb interfacial layer Semi-insulating GaAs substrate XRD validates the full relaxation of bottom barrier layers Resulting biaxial compressive strain in QW is increased with increasing Al%
13 13 XTEM Micrographs of InSb QW Device Structure Drain Gate, L G =4nm Source p+ cap Al.4 In.6 Sb top barrier 5nm InSb QW Al.35 In.65 Sb bottom barrier 5nm QW with 1.9% biaxial compressive strain
14 Mobility of InSb p-qw Device Structure 2D hole mobility [cm 2 /V-s] 1 1 Remote doping & 1.9% strain Remote doping & 1.6% strain Bulk doping & 1.6% strain Strained Silicon InSb QW DHG sheet carrier density [cm -2 ] Mobility improves with increased biaxial compressive strain and remote doping Highest p-qw p device structure mobility: =123cm 2 /V-s s at n s =1.1e12/cm 2 InSb QW hole mobility is 5X higher than strained Si 14
15 15 Outline Motivation Materials Transistors Benchmarking Summary
16 InSb p-qwfet Fabrication A two gate finger InSb QWFET is fabricated with gate air-bridge using mesa isolation L G =4-125nm fabricated with recess etch Schottky gate Gate-to to-qw separation in SiO 2 equivalent thickness, OXE = 3A at V G -V T = -.3V T OXE 16
17 17 InSb p-qwfet L G =125nm Drain current, I D [ma/ m] T =3A OXE V =-.4V GS -.3V -.2V -.1V V Drain voltage, V [V] DS I D & I G [ma/ m] I DS = -.5V I DS = -.5V I DS = -.5V I DS = -.5V Gate voltage, V [V] G L G =125nm device has SS =9mV/dec, and DIBL =8mV/V I ON /I OFF > 7 at V DS = -.5V with.5v V G swing
18 InSb p-qwfet L G =4nm Drain current, I D [ma/ m] T OXE =3A V GS =-.4V -.3V Drain voltage, V [V] DS -.2V -.1V V -.5 I & I [ma/ m] D G I DS = -.5V I DS = -.5V I DS = -.5V I DS = -.5V Gate voltage, V [V] G L G =4nm device has SS=16mV/dec, and DIBL=22mV/V I ON /I OFF =15 at V DS = -.5V with.5v V G swing OXE reduction required for SS and DIBL improvement T OXE 18
19 19 InSb p-qwfet L G =4nm 5 4 V DS = -.5V G m [ S/ m] L G = 4nm T OXE = 3A Gate voltage, V G [V] L G =4nm device achieves G m =5 S/ S/ m m at V CC =.5V, the highest reported for III-V V p-qwfetp
20 2 InSb p-qwfet Short-Channel Effects Sub-threshold slope [mv/dec] T OXE =3A V DS = -.5V Gate length, L [nm] G DIBL [mv/v] Ti/Au Source 6nm p-doped 1nm p-doped Ti/Au Gate L G Ti/Au Drain low resistance cap Al x In 1-x Sb top barrier 3nm undoped Al x In 1-x Sb top barrier Be -doping 7nm undoped Al x In 1-x Sb spacer 5-15nm InSb quantum well 3 m undoped Al x In 1-x Sb bottom barrier 2nm Al y In 1-y Sb interfacial layer Semi-insulating GaAs substrate Short channel effects can be improved by further reducing gate to channel separation
21 21 InSb p-qwfet RF Measurements and Modeling Measured and modeled S-parameters S fit each other with RMS error <2% Extracted gate capacitance is independent of frequency
22 22 InSb p-qwfet RF Performance h 21 [db] 6 5 De-embedded 4-2dB/dec 3 Model 2 f T = 14GHz Embedded 1 V DS = -.5V Frequency [GHz] L G =4nm device achieves f T =14GHz at V CC =.5V, the highest reported for III-V V p-qwfetp
23 23 Outline Motivation Materials Transistors Benchmarking Summary
24 Benchmarking of InSb p-qwfet Gate delay [ps] 1 GaAs QW [1] InGaSb QW [2] Si p-mosfet 1 This work Gate length L [nm] G Energy x Delay / Width [Js/m] GaAs QW [1] InGaSb QW [2] Si p-mosfet This work Gate length L [nm] G InSb p-qwfets exhibit significant improvement in gate delay and energy-delay product [1] Park, Proc. IEEE 1989; [2] Boos, EL 27 24
25 25 Speed-Power Performance of InSb p-qwfet Cut-off frequency, f [GHz] T InSb p-qwfet [L G = 4nm] V DS = -.5V -1.1V Strained Si V DS = -.5V p-mosfet [L G = 6nm] DC power dissipation [ W/ m] L G =4nm device achieves f T =14GHz at V CC =.5V, the highest reported for III-V V p-qwfetp
26 Veff [x1 7 cm/s] InSb p-qwfet Effective Velocity and Intrinsic Drive Current Effective velocity >2X InSb p-qwfet (T OXE =3A).2 Strained Si (T =14A) OXE V -V = -.3V G T 1 2 DIBL [mv/v] q*veff*n S (ma/ m) Intrinsic Drive Current Strained Si (T OXE =14A) InSb p-qwfet (T OXE =3A) SS=125mV/dec DIBL=15mV/V V DS = -.5V Gate Overdrive (V -V ) (Volt) G T % Gain InSb over Silicon InSb p-qwfets show >2X Veff gain over strained Si p-mosfets at matched DIBL At V G - V T = -.3V, InSb p-qwfet is matched in intrinsic drive current to Si despite less gate control Further improvement via T OXE reduction or strain increase 26
27 27 Outline Motivation Materials Transistors Benchmarking Summary
28 28 Summary InSb p-qw device structure demonstrates 1.9% biaxial compressive strain hole mobility of 1,23cm 2 /V-s s at n s =1.1e12/cm 2 InSb device with L G =4nm achieves peak G m =5 S/ S/ m at V CC =.5V,, highest reported for III-V p-qwfets peak f T =14GHz at V CC =.5V, highest reported for III-V p-qwfets Benchmarking InSb p-qwfets to standard strained Si >2X Veff gain at same DIBL Intrinsic I DSAT (q*n S *Veff)) matched at V CC =.5V despite thicker T OXE Strained InSb p-qwfet intrinsic transport advantages make it a promising option for the III-V V CMOS configuration
29 29 For further information on Intel s technology, please visit our Technology & Research page at
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International
More informationIII-V field-effect transistors for low power digital logic applications
Microelectronic Engineering 84 (2007) 2133 2137 www.elsevier.com/locate/mee III-V field-effect transistors for low power digital logic applications Suman Datta * Components Research, Technology Manufacturing
More informationPerformance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain
Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky
More informationUltra-Scaled InAs HEMTs
Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche 1, Gerhard Klimeck 1, Dae-Hyun Kim 2,3, Jesús. A. del Alamo 2, and Mathieu Luisier 1 1 Network for Computational ti Nanotechnology and Birck
More informationThe Pennsylvania State University. Kurt J. Lesker Company. North Carolina State University. Taiwan Semiconductor Manufacturing Company 1
Enhancement Mode Strained (1.3%) Germanium Quantum Well FinFET (W fin =20nm) with High Mobility (μ Hole =700 cm 2 /Vs), Low EOT (~0.7nm) on Bulk Silicon Substrate A. Agrawal 1, M. Barth 1, G. B. Rayner
More informationMicrosystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)
Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationApplication of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology
Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology Robert Chau, Justin Brask, Suman Datta, Gilbert Dewey, Mark Doczy, Brian Doyle, Jack
More informationThe Prospects for III-Vs
10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials
More informationPerformance Analysis of Ultra-Scaled InAs HEMTs
Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More information30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications
30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications T.-W. Kim, D.-H. Kim* and J. A. del Alamo Microsystems Technology Laboratories MIT Presently with Teledyne
More informationProcessing and Characterization of GaSb/High-k Dielectric Interfaces. Pennsylvania 16802, USA. University Park, Pennsylvania 16802, USA
10.1149/1.3630839 The Electrochemical Society Processing and Characterization of GaSb/High-k Dielectric Interfaces E. Hwang a, C. Eaton b, S. Mujumdar a, H. Madan a, A. Ali a, D. Bhatia b, S. Datta a and
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationTri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout
Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout B.Doyle, J.Kavalieros, T. Linton, R.Rios B.Boyanov, S.Datta, M. Doczy, S.Hareland, B. Jin, R.Chau Logic Technology Development Intel
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationEnhanced Mobility CMOS
Enhanced Mobility CMOS Judy L. Hoyt I. Åberg, C. Ni Chléirigh, O. Olubuyide, J. Jung, S. Yu, E.A. Fitzgerald, and D.A. Antoniadis Microsystems Technology Laboratory MIT, Cambridge, MA 02139 Acknowledge
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationPhysics-based compact model for ultimate FinFETs
Physics-based compact model for ultimate FinFETs Ashkhen YESAYAN, Nicolas CHEVILLON, Fabien PREGALDINY, Morgan MADEC, Christophe LALLEMENT, Jean-Michel SALLESE nicolas.chevillon@iness.c-strasbourg.fr Research
More informationPerformance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments
Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 7-2009 Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments Neophytou Neophytos
More informationLecture 9. Strained-Si Technology I: Device Physics
Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationComparative analysis of hole transport in compressively strained InSb and Ge quantum well heterostructures
Comparative analysis of hole transport in compressively strained InSb and Ge quantum well heterostructures Ashish Agrawal, Michael Barth, Himanshu Madan, Yi-Jing Lee, You-Ru Lin, Cheng-Hsien Wu, Chih-Hsin
More informationChapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationTechnology Development for InGaAs/InP-channel MOSFETs
MRS Spring Symposium, Tutorial: Advanced CMOS Substrates, Devices, Reliability, and Characterization, April 13, 2009, San Francisco Technology Development for InGaAs/InP-channel MOSFETs Mark Rodwell University
More informationUltimately Scaled CMOS: DG FinFETs?
Ultimately Scaled CMOS: DG FinFETs? Jerry G. Fossum SOI Group Department of Electrical and Computer Engineering University of Florida Gainesville, FL 32611-6130 J. G. Fossum / 1 Outline Introduction -
More informationSurfaces, Interfaces, and Layered Devices
Surfaces, Interfaces, and Layered Devices Building blocks for nanodevices! W. Pauli: God made solids, but surfaces were the work of Devil. Surfaces and Interfaces 1 Interface between a crystal and vacuum
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationSimple and accurate modeling of the 3D structural variations in FinFETs
Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationJournal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]
DrainCurrent-Id in linearscale(a/um) Id in logscale Journal of Electron Devices, Vol. 18, 2013, pp. 1582-1586 JED [ISSN: 1682-3427 ] SUITABILITY OF HIGH-k GATE DIELECTRICS ON THE DEVICE PERFORMANCE AND
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationAlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers
PRAMANA c Indian Academy of Sciences Vol. 79, No. 1 journal of July 2012 physics pp. 151 163 AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers T R LENKA
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationComparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana
More informationAnalysis of Band-to-band. Tunneling Structures. Title of Talk. Dimitri Antoniadis and Judy Hoyt (PIs) Jamie Teherani and Tao Yu (Students) 8/21/2012
1 Analysis of Band-to-band Title of Talk Tunneling Structures Dimitri Antoniadis and Judy Hoyt (PIs) Jamie Teherani and Tao Yu (Students) 8/21/2012 A Science & Technology Center Vertical Type-II TFET Structure
More informationPart 5: Quantum Effects in MOS Devices
Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationDevice quality Sb-based compound semiconductor surface: A comparative study of chemical cleaning
JOURNAL OF APPLIED PHYSICS 109, 114908 (2011) Device quality Sb-based compound semiconductor surface: A comparative study of chemical cleaning Aneesh Nainani, 1 Yun Sun, 2 Toshifumi Irisawa, 1 Ze Yuan,
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationThis article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on
More informationThe Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)
The Future of CMOS David Pulfrey 1 CHRONOLOGY of the FET 1933 Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) 1991 The most abundant object made by mankind (C.T. Sah) 2003 The 10 nm FET
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationProspects for Ge MOSFETs
Prospects for Ge MOSFETs Sematech Workshop December 4, 2005 Dimitri A. Antoniadis Microsystems Technology Laboratories MIT Sematech Workshop 2005 1 Channel Transport - I D I D =WQ i (x 0 )v xo v xo : carrier
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationBeyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University
Beyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University Acknowledgments: Abigail Lubow, Xiao Sun, Shufeng Ren Switching Speed of CMOS
More informationQuantum-size effects in sub-10 nm fin width InGaAs finfets
Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop
More informationA 2D Analytical Investigation of Surface Potential and Electric Field for InSb based Triple Material Gate QWFET
A 2D Analytical Investigation of Surface Potential and Electric Field for InSb based Triple Material Gate QWFET C.Divya *1 N.Arumugam 2 B.Selva Karthick 3 J.Jagannathan 4 N.Krishnan 5 1Assistant Professor,
More informationECE 305: Fall MOSFET Energy Bands
ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationMOSFET SCALING ECE 663
MOSFET SCALING Scaling of switches Moore s Law economics Moore s Law - #DRAM Bits per chip doubles every 18 months ~5% bigger chips/wafers ~5% design improvements ~50 % Lithography ability to print smaller
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationTechnische Universität Graz. Institute of Solid State Physics. 11. MOSFETs
Technische Universität Graz Institute of Solid State Physics 11. MOSFETs Dec. 12, 2018 Gradual channel approximation accumulation depletion inversion http://lampx.tugraz.at/~hadley/psd/l10/gradualchannelapprox.php
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationIn x Ga 1-x Sb channel p-metal-oxide-semiconductor field effect transistors: Effect of strain and heterostructure design
11-1226-1829 JOURNAL OF APPLIED PHYSICS 110, 014503 (2011) In x Ga 1-x Sb channel p-metal-oxide-semiconductor field effect transistors: Effect of strain and heterostructure design Aneesh Nainani, 1,a)
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationDesign and Performance Analysis of Depletion-Mode InSb Quantum-Well Field-Effect Transistor for Logic Applications
Design and Performance Analysis of Depletion-Mode InSb Quantum-Well Field-Effect Transistor for Logic Applications R. Islam 1, M. M. Uddin 2*, M. Mofazzal Hossain 3, M. B. Santos 4, M. A. Matin 1, and
More informationSelf-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation
Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal* and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationAnalytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET
Contemporary Engineering Sciences, Vol. 4, 2011, no. 6, 249 258 Analytical Modeling of Threshold Voltage for a Biaxial Strained-Si-MOSFET Amit Chaudhry Faculty of University Institute of Engineering and
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationGe Quantum Well Modulators on Si. D. A. B. Miller, R. K. Schaevitz, J. E. Roth, Shen Ren, and Onur Fidaner
10.1149/1.2986844 The Electrochemical Society Ge Quantum Well Modulators on Si D. A. B. Miller, R. K. Schaevitz, J. E. Roth, Shen Ren, and Onur Fidaner Ginzton Laboratory, 450 Via Palou, Stanford CA 94305-4088,
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationInGaAs Double-Gate Fin-Sidewall MOSFET
InGaAs Double-Gate Fin-Sidewall MOSFET Alon Vardi, Xin Zhao and Jesús del Alamo Microsystems Technology Laboratories, MIT June 25, 214 Sponsors: Sematech, Technion-MIT Fellowship, and NSF E3S Center (#939514)
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationSurfaces, Interfaces, and Layered Devices
Surfaces, Interfaces, and Layered Devices Building blocks for nanodevices! W. Pauli: God made solids, but surfaces were the work of Devil. Surfaces and Interfaces 1 Role of surface effects in mesoscopic
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More information