Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress

Size: px
Start display at page:

Download "Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress"

Transcription

1 Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress Yufei Wu, Jesús A. del Alamo Microsystems Technology Laboratories, Massachusetts Institute of Technology October 04, 2016 Sponsor: NRO Contract No. DII NRO000-13C0309 Collaborator: Jose Jimenez (Qorvo) 1

2 Outline 1. Motivation 2. Source-side degradation under ON-stress 3. Gate leakage current and its temperature dependence 4. Positive gate stress 5. Conclusions 2

3 Motivation: InAlN as barrier Al 0.2 Ga 0.8 N/GaN ln 0.17 Al 0.83 N/GaN In 0.17 Al 0.83 N Δ P 0 (e cm -2 ) 6.5 x x P piezo (e cm -2 ) 5.3 x P total (e cm -2 ) 1.2 x x [J. Kuzmik, EDL 2001] High spontaneous polarization in InAlN high 2DEG density InAlN thickness scaling gate length scaling W- and V-band applications [M. A. Laurent, JAP 2014] In 0.17 Al 0.83 N lattice matched to GaN Potentially better reliability! 3

4 Motivation: InAlN as barrier InAlN/GaN HEMTs W-band E-mode Four gate geometries: W g = 8 X 25 µm W g = 8 X 50 µm W g = 2 X 25 µm W g = 2 X 50 µm Thermal models available [Saunier, CSICS 2014] 4

5 High-V DS -high-i D stress Stress and characterization conditions: V DS,stress = 25 V, I Dstress = 400 ma/mm (V G ~ 1.5 V), 5 mins, RT (T j ~ 136 C) 25 C after thermal detrapping I D (ma/mm) V GS = 2 V V DS Permanent degradation: I D (ma/mm) before stress after stress Significant I Dmax degradation ΔV T > 0 Significant I Doff degradation V DS = 0.1 V V GS 5

6 High-V D -high-i D stress After thermal detrapping, gate current degradation: 10-1 I G, I S after stress 10-3 Large increase in I G after stress 10-5 I D after stress After stress: I G = I S >> I D in forward and I (A) 10-7 reverse bias 10-9 I G before stress I S before stress Source-side damage unexpected! Uncommon but previously observed in V DS = 0 V I D before stress AlGaN/GaN HEMTs [J. Joh, IEDM 2010] V G S 6

7 Temperature dependence of I G and I D T-dependence of I -1 G : T-dependence of I D : 10-3 After stress 10-3 T = -50 C I G (A) Before stress V DS =0 T = -50 C T = -25 C T = 0 C T = 25 C T = 50 C T = 75 C T = 100 C T = 125 C T = 150 C T = 175 C T = 200 C I D (A) Before stress V DS =0 After stress T = -25 C T = 0 C T = 25 C T = 50 C T = 75 C T = 100 C T = 125 C T = 150 C T = 175 C T = 200 C V G S V G S Before stress: For moderate V GS, negative T coefficient thermionic emission limited current I S behaves similar to I G After stress: Significantly reduced T dependence for I G and I S I D less affected degradation on source side 7

8 HRTEM of a virgin device Virgin device drain side Virgin device source side Gate metal Gate metal passivation passivation InAlN AlN AlN InAlN GaN GaN Residual oxide? Gate recessed to the AlN interlayer 8

9 HRTEM of stressed device Stressed device drain side Stressed device source side Gate metal Gate metal passivation passivation InAlN GaN AlN AlN InAlN GaN Disordered region in GaN channel at gate edge on source side 9

10 Hypothesis for Damage High V DS,stress + high I Dstress high I Gstress too high I GS high T j high electric field across AlN barrier on source side Conditions favor defect formation in AlN barrier on source side I GS Also, gate sinking ΔV T >0 10

11 Positive V G step-stress-recovery experiment Stress and characterization conditions: V GS,stress = V, V DS,stress = 0 V, step = 0.1 V, RT (T j ~ 48 C) 25 C after thermal detrapping I D (ma/mm) V GS = 2 V V DS Permanent degradation: I D (ma/mm) Significant I Dmax degradation ΔV T > 0 Significant I Doff degradation before stress after stress, detrapped V DS = 4 V V GS 11

12 Time evolution of I Dmax and I Goff Stress conditions: V DS,stress = 0 V, V GS,stress = V in 0.1 V steps stress time = recovery time = 150 s; characterization every 15 s RT I Goff (ma/mm) stress 10 1 recovery V Gstress I V GS = -2 V, V DS = 0.1 V 1.7 V final detrapped time (s) I Dmax (ma/mm) V Gstress I V GS = 2 V, V DS = 4 V stress recovery V 2.5 final detrapped time (s) I Goff starts to increase from V GS,stress ~ 1.7 V trap generation in AlN I Dmax starts to severely degrade from V GS,stress ~ 2.3 V gate sinking 12

13 Time evolution of I Gstress Stress conditions: V DS,stress = 0 V, V GS,stress = V in 0.1 V steps stress time = recovery time = 150 s; characterization every 15 s RT I Gstress (ma/mm) V GStress time (s) I Gstress (ma/mm) V GStress time (s) 2.3 V I Gstress increase becomes significant for V GS,stress 2.3 V 13

14 Gate current degradation After thermal detrapping, gate current degradation: I G After stress 10-5 I G I S, I D I (A) 10-7 I S, I D 10-9 Before stress V DS = V G S Symmetric degradation: I S I D I G /2 Reproduced degradation signature of high-v DS -high-i D stress: high forward V G leads to increase in I G 14

15 HRTEM of stressed device Stressed device drain side Stressed device source side Gate metal Gate metal Gate metal passivation InAlN InAlN AlN GaN GaN Disordered region in GaN channel at gate edge on drain side Disordered region in GaN channel at gate edge on source side 15

16 Conclusions Permanent degradation after High-V DS -high-i D stress: o I Goff Defect formation in AlN barrier on source side o ΔV T > 0, I Dmax Gate sinking o Affects source side Positive gate stress: o Reproduced degradation signature of high-v DS -high-i D stress: I Goff, ΔV T > 0, I Dmax o I S ~ I D ~ I G /2 Symmetric degradation on source and drain side 16

17 Thank you & Questions? 17

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress Yufei Wu and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Sponsor:

More information

InAlN/GaN high-electron-mobility transistors (HEMTs)

InAlN/GaN high-electron-mobility transistors (HEMTs) IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 11, NOVEMBER 2017 4435 Anomalous Source-Side Degradation of InAlN/GaN HEMTs Under High-Power Electrical Stress Yufei Wu, W. A. Sasangka, and Jesus A.

More information

OFF-state TDDB in High-Voltage GaN MIS-HEMTs

OFF-state TDDB in High-Voltage GaN MIS-HEMTs OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding

More information

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors J. A. del Alamo and J. Joh* Microsystems Technology Laboratories, MIT, Cambridge, MA *Presently with

More information

Reliability and Instability of GaN MIS-HEMTs for Power Electronics

Reliability and Instability of GaN MIS-HEMTs for Power Electronics Reliability and Instability of GaN MIS-HEMTs for Power Electronics Jesús A. del Alamo, Alex Guo and Shireen Warnock Microsystems Technology Laboratories Massachusetts Institute of Technology 2016 Fall

More information

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Alex Guo and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA Sponsor:

More information

GaN HEMT Reliability

GaN HEMT Reliability GaN HEMT Reliability J. A. del Alamo and J. Joh Microsystems Technology Laboratories, MIT ESREF 2009 Arcachon, Oct. 5-9, 2009 Acknowledgements: ARL (DARPA-WBGS program), ONR (DRIFT-MURI program) Jose Jimenez,

More information

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate tress Yufei Wu and Jesús. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology Cambridge, MA 2139, U..A.

More information

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Shireen Warnock, Allison Lemus, and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts

More information

Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions Yufei Wu and Jesús A. del Alamo, Fellow, IEEE

Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions Yufei Wu and Jesús A. del Alamo, Fellow, IEEE IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 9, SEPTEMBER 2016 3487 Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions Yufei Wu and Jesús A. del Alamo, Fellow, IEEE Abstract

More information

Temperature accelerated Degradation of GaN HEMTs under High power Stress: Activation Energy of Drain Current Degradation

Temperature accelerated Degradation of GaN HEMTs under High power Stress: Activation Energy of Drain Current Degradation Temperature accelerated Degradation of GaN HEMTs under High power Stress: Activation Energy of Drain Current Degradation Yufei Wu, Chia Yu Chen and Jesús A. del Alamo Microsystems Technology Laboratory

More information

Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors

Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors J. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology 2015 MRS

More information

Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence

Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence Jungwoo Joh 1, Prashanth Makaram 2 Carl V. Thompson 2 and Jesús A. del Alamo 1 1 Microsystems Technology Laboratories,

More information

Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale

Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale Chung-Han Lin Department of Electrical & Computer Engineering, The Ohio State

More information

Microelectronics Reliability

Microelectronics Reliability Microelectronics Reliability () 87 879 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Impact of high-power stress on

More information

Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs

Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs Feng Gao 1,2, Bin Lu 2, Carl V. Thompson 1, Jesús del Alamo 2, Tomás Palacios 2 1. Department of Materials Science and

More information

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors S. D. Mertens and J.A. del Alamo Massachusetts Institute of Technology Sponsor: Agilent Technologies Outline Introduction

More information

Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation

Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation X. Cai, J. Lin, D. A. Antoniadis and J. A. del Alamo Microsystems Technology Laboratories, MIT December 5, 2016 Sponsors:

More information

Microelectronics Reliability

Microelectronics Reliability Microelectronics Reliability 49 (29) 2 26 Contents lists available at ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Invited Paper GaN HEMT reliability J.A.

More information

Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT

Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT Zhu, L.; Teo, K.H.; Gao, Q. TR2015-047 June 2015 Abstract GaN HEMT dynamic

More information

Effect of Mechanical Stress on Gate Current and Degradation in AlGaN/GaN HEMTs

Effect of Mechanical Stress on Gate Current and Degradation in AlGaN/GaN HEMTs Effect of Mechanical Stress on Gate Current and Degradation in AlGaN/GaN HEMTs Andrew Koehler, Min Chu, Amit Gupta, Mehmet Baykan, Scott Thompson, and Toshikazu Nishida Florida MURI Review November 10,

More information

Ultra-Scaled InAs HEMTs

Ultra-Scaled InAs HEMTs Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche 1, Gerhard Klimeck 1, Dae-Hyun Kim 2,3, Jesús. A. del Alamo 2, and Mathieu Luisier 1 1 Network for Computational ti Nanotechnology and Birck

More information

Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure

Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure http://dx.doi.org/10.5573/jsts.2014.14.4.478 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.4, AUGUST, 2014 Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors

More information

COTS BTS Testing and Improved Reliability Test Methods

COTS BTS Testing and Improved Reliability Test Methods 2015 August 2015 SiC MOS Program Review COTS BTS Testing and Improved Reliability Test Methods Aivars Lelis, Ron Green, Dan Habersat, and Mooro El Outline Lelis (and Green) : COTS BTS results Standard

More information

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Quantum-size effects in sub-10 nm fin width InGaAs finfets Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop

More information

Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain

Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky

More information

Hardness Assurance Issues for GaN/AlGaN HEMTs

Hardness Assurance Issues for GaN/AlGaN HEMTs Hardness Assurance Issues for GaN/AlGaN HEMTs Dan Fleetwood Landreth Professor of Engineering Professor of EE; Professor of Physics Chair, EECS Department dan.fleetwood@vanderbilt.edu Co-authors: J. Chen,

More information

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan

More information

The Prospects for III-Vs

The Prospects for III-Vs 10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials

More information

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal* and Jesús A. del Alamo Microsystems Technology Laboratories,

More information

Fig The electron mobility for a-si and poly-si TFT.

Fig The electron mobility for a-si and poly-si TFT. Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic

More information

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International

More information

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC) Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne

More information

Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks

Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story

More information

3190 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013

3190 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013 3190 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013 Methodology for the Study of Dynamic ON-Resistance in High-Voltage GaN Field-Effect Transistors Donghyun Jin, Student Member, IEEE,

More information

3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017

3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017 3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017 Time-Dependent Dielectric Breakdown in High-Voltage GaN MIS-HEMTs: The Role of Temperature Shireen Warnock, Student Member, IEEE,

More information

30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications

30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications 30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications T.-W. Kim, D.-H. Kim* and J. A. del Alamo Microsystems Technology Laboratories MIT Presently with Teledyne

More information

WorkShop Audace. INSA ROUEN 8 juin 2012

WorkShop Audace. INSA ROUEN 8 juin 2012 WorkShop Audace INSA ROUEN 8 juin 2012 Groupe de Physique des Matériaux Failure analysis of the HEMT GaN Cécile Genevois 8 juin 2012 AGENDA Context GPM presentation GPM: High Technology instruments Power

More information

Polarization Induced 2DEG in AlGaN/GaN HEMTs: On the origin, DC and transient characterization. Ramakrishna Vetury. Committee

Polarization Induced 2DEG in AlGaN/GaN HEMTs: On the origin, DC and transient characterization. Ramakrishna Vetury. Committee Polarization Induced 2DEG in AlGaN/GaN HEMTs: On the origin, DC and transient characterization by Ramakrishna Vetury Committee Dr. James Ibbetson Prof. Evelyn Hu Prof. Robert York Prof. Umesh Mishra Acknowledgements

More information

CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS

CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS By ERICA ANN DOUGLAS A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT

More information

Modeling of High Voltage AlGaN/GaN HEMT. Copyright 2008 Crosslight Software Inc.

Modeling of High Voltage AlGaN/GaN HEMT. Copyright 2008 Crosslight Software Inc. Modelin of Hih Voltae AlGaN/GaN HEMT Copyriht 2008 Crossliht Software Inc. www.crossliht.com 1 Introduction 2 AlGaN/GaN HEMTs - potential to be operated at hih power and hih breakdown voltae not possible

More information

Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT

Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT Pramana J. Phys. (07) 88: 3 DOI 0.007/s043-06-30-y c Indian Academy of Sciences Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT R SWAIN, K JENA and T R LENKA

More information

Performance Analysis of Ultra-Scaled InAs HEMTs

Performance Analysis of Ultra-Scaled InAs HEMTs Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,

More information

InGaAs Double-Gate Fin-Sidewall MOSFET

InGaAs Double-Gate Fin-Sidewall MOSFET InGaAs Double-Gate Fin-Sidewall MOSFET Alon Vardi, Xin Zhao and Jesús del Alamo Microsystems Technology Laboratories, MIT June 25, 214 Sponsors: Sematech, Technion-MIT Fellowship, and NSF E3S Center (#939514)

More information

Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors

Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors Jamie Teherani Collaborators: Paul Solomon (IBM), Mathieu Luisier(Purdue) Advisors: Judy Hoyt, DimitriAntoniadis

More information

M R S Internet Journal of Nitride Semiconductor Research

M R S Internet Journal of Nitride Semiconductor Research Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors

More information

Reliability Concerns due to Self-Heating Effects in GaN HEMTs

Reliability Concerns due to Self-Heating Effects in GaN HEMTs Reliability Concerns due to Self-Heating Effects in GaN HEMTs B. Padmanabhan, D. Vasileska and S. M. Goodnick School of Electrical, Computer and Energy Engineering Arizona State University, Tempe, Arizona

More information

AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers

AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers PRAMANA c Indian Academy of Sciences Vol. 79, No. 1 journal of July 2012 physics pp. 151 163 AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers T R LENKA

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Sub-Boltzmann Transistors with Piezoelectric Gate Barriers

Sub-Boltzmann Transistors with Piezoelectric Gate Barriers Sub-Boltzmann Transistors with Piezoelectric Gate Barriers Raj Jana, Gregory Snider, Debdeep Jena Electrical Engineering University of Notre Dame 29 Oct, 2013 rjana1@nd.edu Raj Jana, E3S 2013, Berkeley

More information

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and

More information

The Effects of Thermal, Strain, and Neutron Irradiation on Defect Formation in AlGaN/GaN High Electron Mobility Transistors and GaN Schottky Diodes

The Effects of Thermal, Strain, and Neutron Irradiation on Defect Formation in AlGaN/GaN High Electron Mobility Transistors and GaN Schottky Diodes The Effects of Thermal, Strain, and Neutron Irradiation on Defect Formation in AlGaN/GaN High Electron Mobility Transistors and GaN Schottky Diodes DISSERTATION Presented in Partial Fulfillment of the

More information

Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS

Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS Modeling Overview Strain Effects Thermal Modeling TCAD Modeling Outline FLOOPS / FLOODS Introduction Progress on GaN Devices Prospects for Reliability

More information

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents

More information

Field-induced defect morphology in Ni-gate AlGaN/GaN high electron mobility transistors

Field-induced defect morphology in Ni-gate AlGaN/GaN high electron mobility transistors Field-induced defect morphology in Ni-gate AlGaN/GaN high electron mobility transistors M. R. Holzworth, N. G. Rudawski, P. G. Whiting, S. J. Pearton, K. S. Jones et al. Citation: Appl. Phys. Lett. 103,

More information

Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors

Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story

More information

Correlation between Current Collapse Phenomena and Deep-Level Defects in AlGaN/GaN Hetero-Structures Probed by Deep-Level Optical Spectroscopy

Correlation between Current Collapse Phenomena and Deep-Level Defects in AlGaN/GaN Hetero-Structures Probed by Deep-Level Optical Spectroscopy 総合工学第 23 巻 (211) 頁 Correlation between Current Collapse Phenomena and Deep-Level Defects in AlGaN/GaN Hetero-Structures Probed by Deep-Level Optical Spectroscopy Yoshitaka Nakano Abstract: We have investigated

More information

Study of Interface Traps in AlGaN/GaN MISHEMTs Using LPCVD SiN x as Gate Dielectric

Study of Interface Traps in AlGaN/GaN MISHEMTs Using LPCVD SiN x as Gate Dielectric 824 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 3, MARCH 2017 Study of Interface Traps in AlGaN/GaN MISHEMTs Using LPCVD SiN x as Gate Dielectric Xing Lu, Kun Yu, Huaxing Jiang, Anping Zhang, Senior

More information

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS Gerard Uriarte, Wondwosen E. Muhea, Benjamin Iñiguez Dep. of Electronic Engineering, University Rovira i Virgili, Tarragona (Spain) Thomas Gneiting AdMOS

More information

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture

More information

AIR FORCE INSTITUTE OF TECHNOLOGY

AIR FORCE INSTITUTE OF TECHNOLOGY THE EFFECT OF RADIATION ON THE ELECTRICAL PROPERTIES OF ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HETEROSTRUCTURES DISSERTATION John W. McClory, Lieutenant Colonel, USA AFIT/DS/ENP/08-01 DEPARTMENT OF THE

More information

Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design

Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Mr. Gaurav Phulwari 1, Mr. Manish Kumar 2 Electronics & Communication Engineering 1, 2, Bhagwant University, Ajmer 1,2 M.Tech Scholar

More information

for Leading Edge CMOS and SiGe Technologies

for Leading Edge CMOS and SiGe Technologies 1 Reliability IBM Challenges Systems and Technology and Qualification Group - SRDC Methodology for Leading Edge CMOS and SiGe Technologies Fernando Guarín Ph.D IEEE Fellow Semiconductor Research & Development

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

AIR FORCE INSTITUTE OF TECHNOLOGY

AIR FORCE INSTITUTE OF TECHNOLOGY IN-SITU GATE BIAS DEPENDENT STUDY OF NEUTRON IRRADIATION EFFECTS ON ALGAN/GAN HFETS THESIS Janusz K. Mikina, Captain, USAF AFIT/GNE/ENP/10M-06 DEPARTMENT OF THE AIR FORCE AIR UNIVERSITY AIR FORCE INSTITUTE

More information

Introduction to Reliability Simulation with EKV Device Model

Introduction to Reliability Simulation with EKV Device Model Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced

More information

White Rose Research Online URL for this paper: Version: Accepted Version

White Rose Research Online URL for this paper:   Version: Accepted Version This is a repository copy of Effects of surface plasma treatment on threshold voltage hysteresis and instability in metal-insulator-semiconductor (MIS) AlGaN/GaN heterostructure HEMTs. White Rose Research

More information

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Low on-state resistance Fast switching d g s V DSS = 2 V I D = 7.6 A R DS(ON) 23 mω GENERAL DESCRIPTION N-channel enhancement mode field-effect power

More information

SCHOTTKY BARRIER MOSFET DEVICE PHYSICS FOR CRYOGENIC APPLICATIONS

SCHOTTKY BARRIER MOSFET DEVICE PHYSICS FOR CRYOGENIC APPLICATIONS CHOTTKY BARRIER FET DEVICE PHYIC FOR CRYOGENIC APPLICATION Mike chwarz, Laurie E. Calvet, John P. nyder, Tillmann Krauss, Udo chwalke, Alexander Kloes cope OI and Multi-Gate FETs Dresden ept.3, 2018 New

More information

High Voltage GaN Devices for Photovoltaics and High Frequency Switched Power Supplies

High Voltage GaN Devices for Photovoltaics and High Frequency Switched Power Supplies HIPER Lab Harris Integrative Photonics and Electronics Research Laboratory High Voltage GaN Devices for Photovoltaics and High Frequency Switched Power Supplies H. Rusty Harris Texas A&M University Depts.

More information

DATA SHEET. BF246A; BF246B; BF246C; BF247A; BF247B; BF247C N-channel silicon junction field-effect transistors DISCRETE SEMICONDUCTORS

DATA SHEET. BF246A; BF246B; BF246C; BF247A; BF247B; BF247C N-channel silicon junction field-effect transistors DISCRETE SEMICONDUCTORS DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of April 1995 File under Discrete Semiconductors, SC07 1996 Jul 29 FEATURES Interchangeability of drain and source connections High I DSS range Frequency

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

XPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger

XPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger XPS/UPS and EFM Brent Gila XPS/UPS Ryan Davies EFM Andy Gerger XPS/ESCA X-ray photoelectron spectroscopy (XPS) also called Electron Spectroscopy for Chemical Analysis (ESCA) is a chemical surface analysis

More information

III-V Nanowire TFETs

III-V Nanowire TFETs III-V Nanowire TFETs Lars-Erik Wernersson Lund Univeristy, Sweden Final Workshop 10 November 2017 Energy Efficient Tunnel FET Switches and Circuits imec 1 OUTLINE Status of III-V NW TFETs TFET Variability

More information

Floating Gate Devices: Operation and Compact Modeling

Floating Gate Devices: Operation and Compact Modeling Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, 1 42100 Reggio Emilia (Italy) -

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

IMPACT OF MECHANICAL STRESS ON ALGAN/GAN HEMT PERFORMANCE: CHANNEL RESISTANCE AND GATE CURRENT

IMPACT OF MECHANICAL STRESS ON ALGAN/GAN HEMT PERFORMANCE: CHANNEL RESISTANCE AND GATE CURRENT IMPACT OF MECHANICAL STRESS ON ALGAN/GAN HEMT PERFORMANCE: CHANNEL RESISTANCE AND GATE CURRENT By ANDREW DANIEL KOEHLER A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL

More information

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor M3D3 Rev. 4 August Product data. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT48 (D-PAK).. Features Fast switching

More information

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching. M3D88 Rev. 2 19 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in

More information

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6 R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence

More information

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1. M3D87 Rev. 2 3 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT223.

More information

OPTIMIZATION OF OFF-STATE BREAKDOWN VOLTAGE IN GAN HIGH ELECTRON MOBILITY TRANSISTORS

OPTIMIZATION OF OFF-STATE BREAKDOWN VOLTAGE IN GAN HIGH ELECTRON MOBILITY TRANSISTORS OPTIMIZATION OF OFF-STATE BREAKDOWN VOLTAGE IN GAN HIGH ELECTRON MOBILITY TRANSISTORS By Begum Kasap Senior Thesis in Electrical Engineering University of Illinois at Urbana-Champaign Advisor: Can Bayram

More information

Department of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.

Department of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C. Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors

More information

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:

More information

EE410 vs. Advanced CMOS Structures

EE410 vs. Advanced CMOS Structures EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well

More information

AIR FORCE INSTITUTE OF TECHNOLOGY

AIR FORCE INSTITUTE OF TECHNOLOGY EFFECT OF VARIATION OF SILICON NITRIDE PASSIVATION LAYER ON ELECTRON IRRADIATED ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HEMT STRUCTURES DISSERTATION Helen C. Jackson, Civilian, USAF AFIT- ENP-DS-14-J-17

More information

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1. M3D35 Rev. 2 7 February 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Low gate charge Low

More information

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1. Rev. 2 24 March 25 Product data sheet 1. Product profile 1.1 General description Dual N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET M3D315 Rev. 3 23 January 24 Product data 1. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 2. Features Low on-state resistance Fast switching

More information

Theory of Hydrogen-Related Levels in Semiconductors and Oxides

Theory of Hydrogen-Related Levels in Semiconductors and Oxides Theory of Hydrogen-Related Levels in Semiconductors and Oxides Chris G. Van de Walle Materials Department University of California, Santa Barbara Acknowledgments Computations J. Neugebauer (Max-Planck-Institut,

More information

PHP7NQ60E; PHX7NQ60E

PHP7NQ60E; PHX7NQ60E Rev. 1 2 August 22 Product data 1. Description N-channel, enhancement mode field-effect power transistor. Product availability: PHP7NQ6E in TO-22AB (SOT78) PHX7NQ6E in isolated TO-22AB. 2. Features Very

More information

LNTA4001NT1G S-LNTA4001NT1G. Small Signal MOSFET 20 V, 238 ma, Single, N-Channel, Gate ESD Protection LESHAN RADIO COMPANY, LTD.

LNTA4001NT1G S-LNTA4001NT1G. Small Signal MOSFET 20 V, 238 ma, Single, N-Channel, Gate ESD Protection LESHAN RADIO COMPANY, LTD. Small Signal MOSFET V, 38 ma, Single, N-Channel, Gate ESD Protection Features Low Gate Charge for Fast Switching Small.6 x.6 mm Footprint ESD Protected Gate Pb-Free Package is Available ESD Protected:V

More information

All-inkjet printed electronic circuits: Dielectrics and surface passivation techniques for improved operational stability and lifetime

All-inkjet printed electronic circuits: Dielectrics and surface passivation techniques for improved operational stability and lifetime All-inkjet printed electronic circuits: Dielectrics and surface passivation techniques for improved operational stability and lifetime M. C. R. Medeiros 1, F. Villani 2, A. T. Negrier 3, F. Loffredo 2,

More information

Lecture 9. Strained-Si Technology I: Device Physics

Lecture 9. Strained-Si Technology I: Device Physics Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,

More information

ALMA MATER STUDIOURUM UNIVERSITÁ DI BOLOGNA. Characterization and Modeling of Semiconductor Power Devices Reliability

ALMA MATER STUDIOURUM UNIVERSITÁ DI BOLOGNA. Characterization and Modeling of Semiconductor Power Devices Reliability ALMA MATER STUDIOURUM UNIVERSITÁ DI BOLOGNA DOTTORATO DI RICERCA IN INGEGNERIA ELETTRONICA, TELECOMUNICAZIONI E TECNOLOGIE DELL INFORMAZIONE CICLO XXIX Settore concorsuale di afferenza: 09/E3 Settore scientifico

More information

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1. Rev. 1 28 September 24 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode field effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Low

More information

1464 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 4, APRIL 2016

1464 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 4, APRIL 2016 1464 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 4, APRIL 2016 Analysis of Resistance and Mobility in InGaAs Quantum-Well MOSFETs From Ballistic to Diffusive Regimes Jianqiang Lin, Member, IEEE,

More information

Soft Breakdown in Ultra-Thin Gate Oxides

Soft Breakdown in Ultra-Thin Gate Oxides Soft Breakdown in Ultra-Thin Gate Oxides Dipartimento di Elettronica e Informatica Università di Padova via Gradenigo 6a, 35131 Padova, Italy Outline Introduction: radiation effects on thin oxide Radiation

More information

DATA SHEET. PMBFJ308; PMBFJ309; PMBFJ310 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

DATA SHEET. PMBFJ308; PMBFJ309; PMBFJ310 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS DISCRETE SEMICONDUCTORS DATA SHEET N-channel silicon field-effect transistors Supersedes data of April 995 File under Discrete Semiconductors, SC7 996 Sep FEATURES Low noise Interchangeability of drain

More information

Physical Simulation of GaN based HEMT

Physical Simulation of GaN based HEMT Physical Simulation of GaN based HEMT Thesis for Erasmus Mundus Master Programme Nanoscience & Nanotechnology Improving landfill monitoring programs ABHITOSH VAIS with the aid of geoelectrical - imaging

More information