CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS
|
|
- Marshall Gardner
- 5 years ago
- Views:
Transcription
1 CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore Keywords: nmosfet, reliability, soft breakdown, hard breakdown, constant current stress. Abstract Constant current stresses at 1 o C are performed in nmosfets with 2Å gate oxide with areas of.3 x.15 µm 2,.3 x.3 µm 2, and.2 x.15 µm 2. Electrical characteristics of dielectric breakdown are studied by various measurements, including the voltage time characteristics monitored during the stress, the pre- and post breakdown I ds V ds curves, and the pre- and post breakdown I g V g curves. Unlike in most of the researches done so far where large area MOS capacitors are stressed, nmosfets with ultra thin gate oxide of small area are used in this project. 1 Introduction It has been reported that soft breakdown (SBD) dominates for gate oxide layers thinner than 5nm during constant current or constant voltage stress of MOSFET devices [1]. Although the exact physical mechanism responsible for the intrinsic dielectric breakdown is still an open question, it is widely accepted that, when stressed by an applied current or voltage, the gate oxide layer loses its insulating properties in two stages. First, in the wearout phase, traps are created within the oxide and at the Si/SiO 2 interface, leading to an increase of the leakage current through the gate oxide. Several physical models have been proposed to explain defect generation and the wearout phase of oxide degradation, such as thermochemical model [7], anode hole injection (AHI) model [3, 4, 5], and anode hydrogen release (AHR) model [6], etc. As the defects accumulate with time and eventually reach a critical density, the second stage, the breakdown event, is triggered by the completion of a percolation path linking anode and cathode. Parameters that affect when and how the dielectric breakdown occurs include the applied stress current density (or voltage), temperature, dielectric thickness, device dielectric area, and intrinsic dielectric lifetime. Alam et al. [8] claimed that it is the power dissipation, not the stored energy, which determines the severity of oxide breakdown, whether it is soft or hard. For accurate reliability projections, a correct methodology must be applied in the accelerated tests. Generally there are two distinct stress methods, namely constant voltage stress (CVS) and constant current stress (CCS). While most of the researches so far are concentrated on CVS, few results from CCS can be found in literature. The author believe that the accurate projection of dielectric lifetime must be performed with an eye to the actual circuit conditions which may stress the oxides in some combination of CVS and CCS. Thus, it is important to study the reliability of ultrathin gate dielectric intensively by CCS. In this paper, the current-voltage characteristics of MOSFET devices with a 2Å gate oxide are investigated by CCS. In Section 2, the experimental procedure is described. The results are presented and discussed in Section 3. Finally, conclusions are drawn in Section 4. 2 Experimental The samples used in the experiments were fabricated by a standard.15µm CMOS process. Each set of devices consist of three nmosfets of 2Å gate oxide layer, with device areas of.3 x.15 µm 2,.3 x.3 µm 2, and.2 x.15 µm 2. Constant current stresses at 1 o C in nmosfets were performed through the following steps. 1) At the beginning, the current-voltage characteristic of the transistor was measured to ensure that the device was working properly before stressing test. 2) The transistor was stressed with the source, drain and substrate tied to the ground and with a constant current injected to the gate electrode. The voltagetime characteristics during the constant current stress were monitored by an Agilent Technologies 4156C Semiconductor parameter analyzer. 3) Then, the transistor characteristics after the breakdown were measured to compare with prebreakdown characteristics. 4) Steps 1-3 were repeated in one set of transistors by applying the same current density. The above procedures were repeated by applying different current densities for comparison. 3 Results and discussion
2 3.1 Breakdown characteristics Figure 1 shows the breakdown behaviour in a 2 Å gate oxide with device area of.3 x.3 µm 2 after CCS at 12nA (i.e. current density = 1.33 µa/µm 2 ). The breakdown characteristic shows staircase decrease in voltage culminating in the hard breakdown (HBD). The voltage drop in steps during the breakdown process is the consequence of the SBD events since it is a highly localized failure with a slight decrease in the gate voltage. HBD is observed as a sudden collapse in the gate voltage. However, for the same device, HBD is not observed within the same stress time for stress current lower than 1nA. It is noticed that the time to breakdown is too short in this case, within merely 2 second. It is probably due to the current density of 1.33 µa/µm 2, which is quite large for CCS in such a small area nmosfet with only 2Å gate oxide Gate Voltage (V) Figure 1: Voltage - time characteristic during the constant current stress at 12nA. Area =.3 x.3 µm2. It is observed that SBD is always accompanied by noise or voltage fluctuations, as shown in Figure 2. There were several explanations for the fluctuations behaviour of soft breakdown in literature. In the study done by Depas et al. [2], the noise was explained as multiple tunneling events through electron traps after breakdown is triggered by the critical density of traps. Lee et al. [1] demonstrated that a localized damage was formed in the oxide leading to a thinner oxide. The fluctuation was the result of dynamic trapping and detrapping. The corresponding drain, source and substrate currents are also monitored during the stress as shown in Figure 3, 4 and 5. It is observed that the drain and source currents have a concurrent jump along with the gate voltage. The location of SBD in the gate oxide can be roughly determined by observing all the currents at the terminals of the nmosfet. It is found that the drain current has a notable increase in magnitude while both the source and substrate current have a decrease in magnitude (Id + Is + Isub = Ig = constant for CCS). Therefore, it is postulated that the SBD occurred nearer to the drain side. Gate Voltage (V) Figure 2: Breakdown behavior during constant current stress at 1nA. Area =.3 x.3 µm2. Drain Current Id (A) -2.5E-8-3.E-8-3.5E-8-4.E-8-4.5E-8-5.E-8-5.5E-8 Figure 3: Monitored drain current of the same sample stressed at 1nA till SBD. Source Current Is (A) -4.E-8-4.5E-8-5.E-8-5.5E-8-6.E-8 Figure 4: Monitored source current of the same sample. Substrate Current Isub (A) 2.E-8 1.E-8.E+ -1.E-8-2.E-8-3.E-8-4.E-8 Figure 5: Monitored substrate current for the same sample.
3 3.2 Post breakdown transistor characteristics During constant current stresses, several breakdown events can be induced in each single sample. After the first breakdown event, the stress is stopped to measure the I ds -V ds characteristic. This is carried out at low voltages to avoid opening new breakdown path during the measurement. The pre- and post breakdown I ds -V ds characteristics of the same sample in Figure 2 are compared in Figure 6. The first breakdown event is shown to be SBD since the transistor characteristic of the sample does not altered. The post breakdown I ds -V ds curve is shifted down by a small value, indicating that the current drivability of the transistor is degraded although not significantly after the SBD. 1.E-4 8.E-5 6.E-5 4.E-5 2.E-5.E+ Pre-SBD Post SBD Figure 6: Comparison of pre- and post soft breakdown I ds -V ds characteristic for.3 x.3 µm 2 nmosfet stressed with a constant current at 1nA. Current density = 1.11 µa/µm 2. In another experiment, a.3 x.15 µm 2 nmosfet was stressed at a current density of 6.67 µa/µm 2, which is six times larger. The first breakdown event is manifested as HBD. It is found that the post breakdown I ds -V ds characteristic is pure ohmic (See Fig. 7). This is because the insulating property of the gate oxide is totally lost after HBD and the transistor functions like a resistor Figure 7: Post hard breakdown I ds -V ds characteristic for.3 x.15 µm 2 nmosfet stressed with a constant current at 3nA. Current density = 6.67 µa/µm Another type of post breakdown I ds -V ds characteristic is also observed. Figure 8 shows the I ds -V ds characteristic after the final HBD illustrated in Figure 1. The I ds -V ds curve shows the catastrophic failure of the device after the breakdown since the transistor characteristic has been altered. The severe device degradation is probably due to the high power dissipation, and thus severe thermal damage during the breakdown. The current voltage characteristic after breakdown is not pure ohmic suggesting that the HBD is not as severe as the case shown in Figure 7. 1.E-4 5.E-5.E+ -5.E-5-1.E-4-1.5E-4-2.E Figure 8: Post breakdown I ds -V ds characteristic for.3 x.3 µm 2 nmosfet stressed with a constant current at 12nA. Current density = 1.33 µa/µm Post breakdown gate leakage The severity of breakdown can also be determined by monitoring the pre- and post breakdown I g V g characteristics. The gate leakage currents I g of the three nmosfet with different areas and stressed under the same current density of.7 µa/µm 2 are shown (open shapes) in Figure 9 as a function of the applied gate voltage V g. These curved were taken after stressing the nmosfet with a constant current density until the first breakdown event was detected. Due to a much lower current density applied, the first event is observed as SBD in all the three nmosfet. The I g V g curve of a fresh nmosfet (filled square) is also plotted for comparison. It is observed that the gate current increases by only about one to two orders of magnitude after the occurrence of SBD in the voltage range applied. It has been shown that the post soft breakdown I-V characteristic has a weak dependence on the area provided the same current density is applied. The gate leakage characteristics of the nmosfet with 2Å gate oxide after the HBD occurred are also shown in Figure 9. The bold line corresponds to the post hard breakdown I g V g curve of.3 x.15 µm 2 nmosfet stressed with a constant current density of 6.67 µa/µm 2, while the thin line shows the I g V g curve of.3 x.3 µm 2 nmosfet stressed with a constant current density of 1.33 µa/µm 2 after the final HBD occurred. It is found that the HBD for the first case is much severer, as a larger increase of gate leakage current is observed. This verifies the results obtained in Section 3.2,
4 where the post breakdown I ds -V ds curve is pure ohmic for the first case. Gate Current Ig (A) 1.E-2 1.E-4 1.E-6 1.E-8 1.E-1 1.E-12 1.E Gate Voltage Vg (V) Figure 9: Pre- and post breakdown I g V g curves of nmosfet with a 2Å gate oxide with different areas..3x.15 µm 2, J=6.67 µa/µm 2.3x.3 µm 2, J=1.33 µa/µm 2.3x.15 µm 2, J=.7 µa/µm 2.3x.3 µm 2, J=.7 µa/µm 2.2x.15 µm 2, J=.7 µa/µm 2.2x.15 µm 2, Fresh 1) the current drivability of the transistor is slightly degraded while the typical transistor characteristic still remains. 2) the leakage current through the gate oxide increases by about one to two orders of magnitude. 3) post breakdown I V characteristic has a weak dependence on the area. After hard breakdown occurs in ultrathin gate oxide, 1) the transistor characteristic either shows ohmic in nature or severe thermal damage depending on the stress condition and device geometry. 2) post breakdown I g V g characteristic shows ohmic conduction with a smooth curve and a significantly large increase in gate leakage current, by more than four orders of magnitude. The analysis in this report is limited by the relatively small sample size employed. In the future, further study on reliability statistics shall be performed on large sample size and various sample geometries. Moreover, the reliability of high-k dielectric, for instance silicon nitride, shall be investigated. Acknowledgements The author would like to thank Assoc. Prof. Pey Kin Leong for intriguing discussion and kind help in various aspects of this project, Mr. Tung Chih-Hang and Mr. Tang Lei Jun for their help on the experiments in Institute of Microelectronics. 4 Conclusion Unlike in most of the researches done so far where large area MOS capacitors are used in the stress tests, in this project, CCS at 1 o C was performed in nmosfets with 2Å gate oxide with areas of.3 x.15 µm 2,.3 x.3 µm 2, and.2 x.15 µm 2. Electrical characteristics of breakdown was studied by various measurements, including the voltage time characteristics monitored during the stress, the pre- and post breakdown I ds V ds curves and the pre- and post breakdown I g V g curves. From the monitored voltage time characteristic, SBD is observed as a slight voltage drop accompanied by voltage fluctuations or noise. HBD, on the contrary, is observed as a sudden collapse in the gate voltage. Several soft and hard breakdown events can occur on the same sample, which is evident by the staircase like decrease in gate voltage. Moreover, by monitoring all the terminal currents of the nmosfet during the stress, the location of SBD in the gate oxide can be roughly determined. References [1] S. H. Lee, B. J. Cho, J. C. Jim, and S. H. Choi, Quasibreakdown of ultrathin gate oxide under high field stress, IEDM Tech. Dig., pp.65-68, (1994). [2] M. Depas, T. Nigam and M.H. Heyns, Soft breakdown of ultra-thin gate oxide layers, IEEE Trans. Electron Devices, vol.43, pp , (1996). [3] K. F. Schuegraf et al., Hole injection in SiO2 breakdown model for very low voltage lifetime extrapolation, IEEE Trans. Electron Devices, vol. 41, pp , (1994). [4] J. Bude, B. Weir, and P. Silverman, Explanation of stress induced damage in thin oxides, IEDM Tech. Dig., pp , (1998). [5] M. Alam, J. Bude, and A. Ghetti, Field acceleration for oxide break-down-can an accurate anode hole injection model resolve the E versus 1/E controversy, Proc. 38 th IRPS, pp , (2). From the study of the I ds V ds and the gate leakage characteristics, the following conclusion can be drawn. [6] D. J. DiMaria and J. W. Stasiak, Trap creation in After soft breakdown occurs in ultrathin gate oxide, silicon dioxide produced by hot electrons, J. Appl. Phys., vol.65, pp , (1989).
5 [7] J. W. McPherson and H. C. Mogul, Underlying physics of the thermochemical E model in describing low field time dependent dielectric breakdown in SiO2 thin films, J. Appl. Phys., vol. 84, pp , (1998). [8] M. A. Alam, B. E. Weir, and P. J. Silverman, A study of soft and hard breakdown Part II: Principle of area, thickness, and voltage scaling, IEEE Trans. Electron Devices, vol. 49, pp , (Feb. 22).
21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN
98 21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN 21.1 Review/Background This class is an introduction to Time Dependent Dielectric Breakdown (TDDB). In the following 9 chapters, we will discuss
More informationWHEN stressed by an applied voltage, an oxide film loses
232 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 2, FEBRUARY 2002 A Study of Soft and Hard Breakdown Part I: Analysis of Statistical Percolation Conductance Muhammad Ashraful Alam, Senior Member,
More informationPhysical and Predictive Models of Ultrathin Oxide Reliability in CMOS Devices and Circuits
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 1, MARCH 2001 43 Physical and Predictive Models of Ultrathin Oxide Reliability in CMOS Devices and Circuits James H. Stathis Invited Paper
More informationTime Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature
Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Shireen Warnock, Allison Lemus, and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts
More information= (1) E inj. Minority carrier ionization. ln (at p ) Majority carrier ionization. ln (J e ) V, Eox. ~ 5eV
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 21: Application of Anode hole injection Model to Interpret Experiments Date: Nov 8 2006 ClassNotes: Vijay Rawat Reviewer: Haldun Kufluoglu
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationElectric breakdowns and breakdown mechanisms in ultrathin silicon oxides
Microelectronics Reliability 39 (1999) 171±179 Electric breakdowns and breakdown mechanisms in ultrathin silicon oxides J.C. Jackson a,oè Oralkan b, D.J. Dumin a, *, G.A. Brown c a Center for Semiconductor
More informationHomework 6: Gate Dielectric Breakdown. Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University.
Homework 6: Gate Dielectric Breakdown Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University. In Lectures 21-26, we have discussed how thin-oxides break. Three
More informationIntrinsic Reliability Projections for a Thin JVD Silicon Nitride Gate Dielectric in P-MOSFET
4 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 1, MARCH 2001 Intrinsic Reliability Projections for a Thin JVD Silicon Nitride Gate Dielectric in P-MOSFET Igor Polishchuk, Student
More informationOFF-state TDDB in High-Voltage GaN MIS-HEMTs
OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding
More informationElectrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET
Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department
More information23.0 Review Introduction
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 23: TDDB: Measurement of bulk trap density Date: Nov 13 2006 Classnotes: Dhanoop Varghese Review: Nauman Z Butt 23.0 Review In the last few
More informationEE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date:
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date: Nov 1, 2006 ClassNotes: Jing Li Review: Sayeef Salahuddin 18.1 Review As discussed before,
More informationThe Physics of Soft-Breakdown and its Implications for Integrated Circuits
The Physics of Soft-Breakdown and its Implications for Integrated Circuits Muhammad Ashraful Alam in collaboration with B. Weir, P. Silverman, and R. K. Smith Agere Systems, PA 18109 What is Soft-Breakdown
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationSoft Breakdown in Ultra-Thin Gate Oxides
Soft Breakdown in Ultra-Thin Gate Oxides Dipartimento di Elettronica e Informatica Università di Padova via Gradenigo 6a, 35131 Padova, Italy Outline Introduction: radiation effects on thin oxide Radiation
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationPHYSICS NOTE. Field-Induced Thin Oxide Wearout PN-103. Introduction. Extrinsic and Intrinsic Behavior
PHYSICS NOTE PN-103 Field-Induced Thin Oxide Wearout Introduction Under voltage stress, the insulating quality of a thin oxide degrades due to generation of defects. If defects align themselves sufficiently
More informationWhite Paper. Temperature Dependence of Electrical Overstress By Craig Hillman, PhD
White Paper Temperature Dependence of Electrical Overstress By Craig Hillman, PhD 1. What is Electrical Overstress (EOS)? Electrical overstress is typically defined as an over voltage or over current event
More informationCharacterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack
Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii Graduate School of
More information3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017
3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017 Time-Dependent Dielectric Breakdown in High-Voltage GaN MIS-HEMTs: The Role of Temperature Shireen Warnock, Student Member, IEEE,
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationThe relentless march of the MOSFET gate oxide thickness to zero
Microelectronics Reliability 40 (2000) 557±562 www.elsevier.com/locate/microrel The relentless march of the MOSFET gate oxide thickness to zero G. Timp a, *, J. Bude a, F. Baumann a, K.K. Bourdelle a,
More informationStatistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors
Turk J Elec Engin, VOL.14, NO.3 2006, c TÜBİTAK Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Fırat KAÇAR 1,AytenKUNTMAN 1, Hakan KUNTMAN 2 1 Electrical and
More informationFrequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric
048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU
More informationMODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT
MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time
More informationReliability and Instability of GaN MIS-HEMTs for Power Electronics
Reliability and Instability of GaN MIS-HEMTs for Power Electronics Jesús A. del Alamo, Alex Guo and Shireen Warnock Microsystems Technology Laboratories Massachusetts Institute of Technology 2016 Fall
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More informationRADIATION EFFECTS IN SEMICONDUCTOR MATERIALS AND DEVICES FOR SPACE APPLICATIONS. Cor Claeys and Eddy Simoen
RADIATION EFFECTS IN SEMICONDUCTOR MATERIALS AND DEVICES FOR SPACE APPLICATIONS Cor Claeys and Eddy Simoen IMEC 2010 OUTLINE Introduction Total Dose Effects in thin gate oxides RILC, RSB, SEGR, Latent
More informationThe Non-Uniqueness of Breakdown Distributions in Silicon Oxides
The Non-Uniqueness of Breakdown Distributions in Silicon Oxides J. C. Jackson,. Oralkan, *T. Robinson, D. J. Dumin, **G A. Brown Center for Semiconductor Device Reliability Research Clemson University,
More informationHot-Carrier Reliability Comparison for pmosfets With Ultrathin Silicon-Nitride and Silicon-Oxide Gate Dielectrics
158 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 3, SEPTEMBER 2001 Hot-Carrier Reliability Comparison for pmosfets With Ultrathin Silicon-Nitride and Silicon-Oxide Gate Dielectrics
More informationA Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability
Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents
More informationGate Carrier Injection and NC-Non- Volatile Memories
Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,
More informationComparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate
Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate Hu Ai-Bin( 胡爱斌 ) and Xu Qiu-Xia( 徐秋霞 ) Institute of Microelectronics,
More informationExperimental and theoretical study of ultra-thin oxides
Semicond. Sci. Technol. 13 (1998) A155 A159. Printed in the UK PII: S0268-1242(98)91837-5 Experimental and theoretical study of ultra-thin oxides E S Daniel, D Z-Y Ting and T C McGill T J Watson Sr Laboratory
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationGENERATION OF INTERFACE STATES DURING THE ELECTRICAL STRESSING OF MOS TRANSISTORS
Philips J. Res. 42, 583-592, 1987 R 1172 GENERATION OF INTERFACE STATES DURING THE ELECTRICAL STRESSING OF MOS TRANSISTORS by A. BHATTACHARYYA* and S.N. SHABDE** Philips Research Laboratories Sunnyvale,
More informationThe Current Understanding of the Trap Generation Mechanisms that Lead to the Power Law Model for Gate Dielectric Breakdown
The Current Understanding of the Trap Generation Mechanisms that Lead to the Power Law Model for Gate Dielectric Breakdown Paul E. Nicollian, Anand T. Krishnan, Cathy A. Chancellor, Rajesh B. Khamankar,
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationZuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu
Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu School of EEE, Nanyang Technological University, Singapore Slide No.1/18 Outline Motivations. Theory of interface traps. Theory of unified
More informationReliability Improvement in Deep- Submicron nmosfets by Deuterium
Reliability Improvement in Deep- Submicron nmosfets by Deuterium v Satoru Watanabe v Yasuyuki Tamura (Manuscript received February 1, 3) This paper reviews recent experimental and theoretical findings
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationTransient Charging and Relaxation in High-k Gate Dielectrics and Their Implications
Japanese Journal of Applied Physics Vol. 44, No. 4B, 25, pp. 2415 2419 #25 The Japan Society of Applied Physics Transient Charging and Relaxation in High-k Gate Dielectrics and Their Implications Byoung
More information23.0 Introduction Review
ECE 650R: Reliability Physics of Nanoelectronic Devices Lecture 22: TDDB Statistics Date: Nov. 0, 2006 Class Notes: Lutfe Siddiqui Review: Saakshi Gangwal 23.0 Introduction Time dependent dielectric breakdown
More informationElectronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working
More informationRecent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors
Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors J. A. del Alamo and J. Joh* Microsystems Technology Laboratories, MIT, Cambridge, MA *Presently with
More informationMETA-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS
META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS H. L. Gomes 1*, P. Stallinga 1, F. Dinelli 2, M. Murgia 2, F. Biscarini 2, D. M. de Leeuw 3 1 University of Algarve, Faculty of Sciences and Technology
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationNegative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ
Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationBreakdown Characterization
An Array-Based Test Circuit it for Fully Automated Gate Dielectric Breakdown Characterization John Keane, Shrinivas Venkatraman, Paulo Butzen*, and Chris H. Kim *State University of Rio Grande do Sul,
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationFloating Gate Devices: Operation and Compact Modeling
Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, 1 42100 Reggio Emilia (Italy) -
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationModeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.
More informationChapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects
Chapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects Souvik Mahapatra, Nilesh Goel, Ankush Chaudhary, Kaustubh Joshi and Subhadeep Mukhopadhyay Abstract In this
More informationEnhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer
Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using
More informationRELIABILITY CHARACTERIZATION AND PREDICTION OF HIGH K DIELECTRIC THIN FILM. A Dissertation WEN LUO
RELIABILITY CHARACTERIZATION AND PREDICTION OF HIGH K DIELECTRIC THIN FILM A Dissertation by WEN LUO Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements
More informationNegative-Bias Temperature Instability (NBTI) of GaN MOSFETs
Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Alex Guo and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA Sponsor:
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationThis article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on
More informationWafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage
Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage Wes Lukaszek Wafer Charging Monitors, Inc. 127 Marine Road, Woodside, CA 94062 tel.: (650) 851-9313, fax.: (650) 851-2252,
More informationSILICON-ON-INSULATOR (SOI) technology has been
1122 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 45, NO. 5, MAY 1998 Monte Carlo Simulation of Electron Transport Properties in Extremely Thin SOI MOSFET s Francisco Gámiz, Member, IEEE, Juan A. López-Villanueva,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCharacterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories
300 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 2, FEBRUARY 2001 Characterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories Cherng-Ming Yih, Zhi-Hao Ho, Mong-Song
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationTrapping and Detrapping of Transport Carriers in Silicon Dioxide Under Optically Assisted Electron Injection
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.1, NO. 3, SEPTEMER, 2001 1 Trapping and Detrapping of Transport Carriers in Silicon Dioxide Under Optically Assisted Electron Injection Hongseog Kim
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationAn interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B
Thin Solid Films 488 (2005) 167 172 www.elsevier.com/locate/tsf An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B S.C. Chen a, T, J.C. Lou a, C.H. Chien
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationDisplacement Damage Effects in Single-Event Gate Rupture
Displacement Damage Effects in Single-Event Gate Rupture M. J. Beck 1, B. Tuttle 2,1, R. D. Schrimpf 3, D. M. Fleetwood 3,1, and S. T. Pantelides 1,4 1 Department of Physics and Astronomy, Vanderbilt University
More informationHigh Dielectric Constant (k) Materials
Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate ide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n +
More informationChapter 6: Field-Effect Transistors
Chapter 6: Field-Effect Transistors slamic University of Gaza Dr. Talal Skaik FETs vs. BJTs Similarities: Amplifiers Switching devices mpedance matching circuits Differences: FETs are voltage controlled
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationMENA9510 characterization course: Capacitance-voltage (CV) measurements
MENA9510 characterization course: Capacitance-voltage (CV) measurements 30.10.2017 Halvard Haug Outline Overview of interesting sample structures Ohmic and schottky contacts Why C-V for solar cells? The
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationNegative Bias Temperature Instability Characterization and Lifetime Evaluations of Submicron pmosfet
Negative Bias Temperature Instability Characterization and Lifetime Evaluations of Submicron pmosfet S. F. Wan Muhamad Hatta a, H. Hussin *a, b, F. Y. Soon a, Y. Abdul Wahab a, D. Abdul Hadi a, N. Soin
More informationThreshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationTrench IGBT failure mechanisms evolution with temperature and gate resistance under various short-circuit conditions
Author manuscript, published in "Microelectronics Reliability vol.47 (7) pp.173-1734" Trench IGBT failure mechanisms evolution with temperature and gate resistance under various short-circuit conditions
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationRECENTLY, (Ba, Sr)TiO thin films have been intensively
342 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 2, FEBRUARY 1999 Impact of Time Dependent Dielectric Breakdown and Stress-Induced Leakage Current on the Reliability of High Dielectric Constant
More informationCharacteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures
034 Chin. Phys. B Vol. 19, No. 5 2010) 057303 Characteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures Liu Hong-Xia ), Wu Xiao-Feng ), Hu Shi-Gang
More informationSimulation of Radiation Effects on Semiconductors
Simulation of Radiation Effects on Semiconductors Design of Low Gain Avalanche Detectors Dr. David Flores (IMB-CNM-CSIC) Barcelona, Spain david.flores@imb-cnm.csic.es Outline q General Considerations Background
More informationNanoelectronics. Topics
Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic
More information