Transient Charging and Relaxation in High-k Gate Dielectrics and Their Implications
|
|
- Colleen Potter
- 6 years ago
- Views:
Transcription
1 Japanese Journal of Applied Physics Vol. 44, No. 4B, 25, pp #25 The Japan Society of Applied Physics Transient Charging and Relaxation in High-k Gate Dielectrics and Their Implications Byoung Hun LEE 1;2;, Chadwin YOUNG 1, Rino CHOI 1, Jang Hwan SIM 1 and Gennadi BERSUKER 1 1 International SEMATECH, 276 Montopolis Drive, Austin, Texas 78741, U.S.A. 2 IBM assignee, 276 Montopolis Drive, Austin, Texas 78741, U.S.A. (Received September 22, 24; revised November 9, 24; accepted November 11, 24; published April 21, 25) Recent results on device instability indicate that the methodologies developed for electrical characterization of metal oxide semiconductor (MOS) devices with SiO 2 gate dielectric may not be sufficiently accurate for high-k devices. While the physical origin of the instabilities in high-k devices is yet to be identified, it is found that many of the abnormal electrical characteristics of high-k devices can be explained by assuming fast and slow transient chargings in high-k dielectric. In this paper, transient charging effects in high-k gate dielectrics are reviewed and their implications on test methodologies are discussed. [DOI: /JJAP ] KEYWORDS: transient charging effect, high-k gate dielectric, Hf-silicate, hot carrier effect, mobility, TiN electrode 1. Introduction The electrical characteristics of high-k gate dielectrics such as mobility, equivalent oxide thickness (EOT), threshold voltage, flat band voltage, transistor input and output characteristics, interface state density, time-dependent dielectric breakdown (TDDB), bias temperature instability (BTI) and hot carrier injection (HCI) effects, have been exploited intensively in many studies. Since these electrical characterization methods have been developed for SiO 2 devices with certain assumptions to simplify the test, whether these methods are applicable to high-k devices has not been studied systematically. Studies on the charge trapping characteristics of high-k gate dielectrics showed that the instabilities in capacitance voltage (CV) and current voltage (IV) characteristics are so significant that simple device parameters such as threshold voltage and flat band voltage may not be well defined due to the dependence of the device parameters on the measurement history or their changes during the test or electrical stress. 1 5) Since inaccurate characterization methods may lead to erroneous conclusions that may hinder the optimization of high-k dielectrics, a thorough examination of the validity of test methodologies is very important. For example, if the I d V g curves and inversion CV curves are affected by the transient charging effects, which are discussed in details below, the extracted mobility value could be inaccurate 6) and the process development based on the mobility value could be guided in the wrong direction. Yet, the mobility of high-k device is frequently reported without acknowledging the contribution of charging effects. A limited number of studies discuss the validity of the standard electrical characterization methods in the case of high-k devices. Zhu et al. explored the possibility of errors in the mobility extraction methodology for high-k devices 7) and Takayanagi et al. and Lee et al. showed that the hot carrier injection test is actually dominated by cold carrier accumulation in the high-k dielectric layer rather than by hot carrier induced damage. 8,9) These examples show that the characterization and reliability test methodologies developed to characterize MOS devices with the SiO 2 gate dielectric may not be adequate for high-k devices. Transient charging has been proposed as one of the address: byoung.hun.lee@sematech.org 2415 dominant mechanisms responsible for device instability. 1,6,9,1) The physical origin of these device instabilities has not yet been fully understood, but certain progress has been made in developing the electrical characterization of high-k transistors, in particular, using ultra-short pulse I V measurement 1) or various reliability tests. 3,11) In this paper, a recent understanding of the effects of transient charging in high-k gate dielectrics will be reviewed and its implications on test methodologies and high-k development will be discussed. 2. Definition of Transient Charging In this paper, transient charging is defined as timedependent charge trapping and detrapping in high-k gate dielectrics observed during device operation or under reliability stress. Even though the physical mechanism is not yet clear, the transient charging is classified into two categories, fast transient charging and slow transient charging, depending on the characterization methods being employed. Fast transient charging can affect measurements with a characteristic time on the order of microseconds or longer such as those of single pulse I d V g with sufficiently long pulse widths or rise times, or DC I d V g and capacitance. The transient nature of this type of trapping manifests itself in its detrapping property when the bias, which maintains the given equilibrium level of charge accumulated in the high-k layer, is removed. The slow transient charging can affect many reliability measurements such as TDDB, HCI, and BTI, which are typical performed over a duration of hundreds to thousands second. These processes are also transient because most of the device degradations observed during these reliability tests are reversible. 3. Implications of Fast Transient Charging The drain current curve of a poly/hf-silicate NMOS transistor is monitored with a fast digital storage scope while a þ2 V gate pulse for 1 ms and 1 ms is applied (Fig. 1). The current traces show a rapid current decrease within the first 5 ms due to the quick charge accumulation in the high-k layer. This pulse trace is repeatable, indicating that most of the charging effect decays within 1 ms when the gate bias is turned off. Since the conventional DC techniques used to characterize MOS devices have an integration time longer than ten microsecond, the fast transient charging distorts the results of the DC measurements. To demonstrate the effect
2 2416 Jpn. J. Appl. Phys., Vol. 44, No. 4B (25) B. H. LEE et al. I d (µa/µm) Id drop due to transient charging 1µs 1ms Pulse duration(s) Fig. 1. Drain current measured using 1 ms and 1 ms single pulse applied to gate. Pulse bias was þ1:25 V. Drain Current (µa) nm HfSi x O y nfet W/L = 1/1 µm 15 DC 1 1ms 1us 5 1us 5us Gate Voltage (V) Fig. 2. I d V g curve measured with single pulse measurement. The points of the I d V g curves are drain current values measured and averaged for a pulse width in the range of 5 ms to 1 ms. of integration time, the drain current measurements taken during the pulses with various widths are averaged as shown in Fig. 2. Since the amount of accumulated charge in the high-k layer is proportional to gate bias, the DC I d V g curve is stretched as gate bias and measurement integration time increase. Both the slope of the I d V g curve and drain current in the TiN/Hf-silicate NMOS devices are improved with a shorter integration time due to reduced charging. The significant difference between the curves in Fig. 2 indicates that the models based on the data collected without considering the transient charging phenomenon may be compromised by the inadequate characterization methods. The data in Fig. 2 also indicates that conventional mobility extraction using the DC I d V g and split CV measurements underestimates the actual mobility of high-k devices. At a given gate bias, drive current increases significantly with a shorter integration time by eliminating the transient charging effects. This difference is not directly translated into mobility because the split CV curve and DC I d V g curve are stretched similarly due to the transient charging. However, this does not mean the mobility values calculated from DC I d V g and split CV curve are correct. First, the bias-dependent charge trapping skews the surface potential and the mobility vs electric field curve is stretched if the surface potential modification due to the charge trapping is not accounted. Second, the DC I d V g measurement is affected by additional carrier scattering due to the accumulated transient charging while the split CV measurement is affected by a part of fast transient charging that can follow the AC modulation frequency of capacitance measurement. Thus, the slew rates of the DC I d V g curve and the split CV curve do not match exactly and the mobility extracted from these curves is not accurate for high-k device with a large amount of charge trapping. Also, pulsed I d V g and split CV curves cannot be combined to calculate the mobility because the surface potential is not easy to match and the accuracy of the split CV curve has been negated by the charge trapping. An alternative method proposed by Zhu et al. is to fix the split CV and generate an ideal I d V g curve. 7) However, this method cannot account for the additional degradation mentioned above. Another method is to combine a pulsed I d V g curve measured with a very short pulse and an ideal CV curve modeled from the accumulation CV characteristics. More details of this method will be published elsewhere. If the mobility of the poly/hf-silicate NMOS transistors is calculated considering more than 15% current gain shown in Fig. 2, the intrinsic mobility of the high-k device used in this work is approximately 1 15% worse than in conventional SiO 2 devices. A part of the remaining difference between the high-k and SiO 2 mobility can be explained by the contribution from the interface trap density, which is about one order of magnitude higher in high-k devices and other scattering mechanisms proposed in various publications, i.e., remote charge scattering and soft optical phonon scattering. Note that the interface trap density in the high-k device can be effectively reduced by a high pressure hydrogen annealing and the mobility of high-k device can be improved by 5 15%. 12) Previous studies performed using similar methods concluded that the contribution of charge trapping is not significant. 1,13) However, the rising time of the pulse measurement used in those studies was much longer than the one employed in this study. 1,14) Long pulse rising time with respect to the time constant of fast transient charge trapping results in uncontrollable charge trapping that may have compromised the result of previous studies. While the quality of high-k dielectrics may require further improvement, it is important to assess the intrinsic characteristics of high-k films since actual circuits, which include high-k devices, can be designed to minimize the transient charging effects if the intrinsic and transient characteristics of high-k devices are well understood. Better understanding of transient charging effects provides additional insights in the optimization of a high-k gate dielectric stack. For example, it is well known that the carrier mobility in high-k gate stack devices can be recovered to the level of the conventional thermal oxide device mobility when the thickness of the interfacial layer exceeds a certain limit, typically 15 A ) This result can be understood in terms of the decrease in the transient charging due to smaller tunneling current through the interfacial layer. Therefore, the quality and thickness of the interfacial layer, which controls the tunneling current, seems to be a crucial factor in the high-k optimization. 18) On the other hand, fixed charge scattering model 17) or remote phonon scattering model 19) indicates that the thickness of interfacial oxide is the only
3 Jpn. J. Appl. Phys., Vol. 44, No. 4B (25) B. H. LEE et al parameter contributing to the mobility. The relatively small mobility degradation in high-k pmos transistors compared with NMOS has long been a controversial issue. The transient charging model can explain the small mobility degradation based on the low probability of hole tunneling into the high-k film through the interfacial layer due to the high tunneling barrier and heavy effective mass of hole compared with that of electron. Another direction of mobility improvement that can be derived from the transient charging model is to reduce the electron trap density in highk dielectrics. Unfortunately, the nature of the trap sites has not yet been studied in detail. Trap sites can be related to structural defects such as oxygen vacancies and interstitial oxygen, various impurities, hafnium vacancies, hydrogen and grain boundary related defects, or they can be related to the intrinsic nature of Hf atom. 2 24) 4. Implications of Slow Transient Charging The bias-dependent device degradations of high-k devices under various types of traditional electrical stress such as time-dependent dielectric breakdown (TDDB), negative bias temperature instability (NBTI) and hot-carrier injection (HCI) can be affected by slow transient charging. Previously, the reliability characteristics of high-k films have been interpreted using the theory developed for SiO 2 films. However, most device degradations observed in high-k devices are reversible and frequency dependent. Thus, the direct application of oxide-based reliability methodology to the high-k stack may result in erroneous conclusions. The physical origins of device degradation in high-k devices may be rather different from those of the conventional oxide devices under similar stress conditions. For example, device degradations during hot-carrier stress are found to be dominated by the concurrent charging due to cold carriers. 8,9,25) The accumulated charges in the high-k film may decay once the stress bias is turned off or a parameter shift can be completely recovered by applying a proper negative bias as shown in Fig. 3. Thus, it is evident that previously reported results on the hot carrier reliability of high-k gate dielectrics have underestimated the lifetime of high-k devices. 26,27) More importantly, the hot-carrier damage mechanism inherited from the SiO 2 era should be reconsidered in the case of high-k gate dielectrics even though it may still have some relevance to the interfacial oxide layer. The TDDB measurement of high-k devices is another area that requires careful re-evaluation. Similar to the HCI stress case, slow transient charging rather than defect generation within the high-k layer is found to dominate the V th shift during TDDB stress. Figure 4 shows that the V th shift caused by a constant voltage stress can be recovered either with or without an applied bias. As indicated by the V th shift during the first few seconds of the stress, fast transient charging is responsible for a significant portion of the V th shift. Thus, the previously reported TDDB results actually present the effect of the reversible charge accumulation and its impact on electrical conduction in the high-k film rather than reflect on the physical wear-out process in the high-k gate stacks. Pulsed TDDB measurements can partly address this problem, and Kim et al. have reported on the improved TDDB lifetime of the high-k capacitors as the pulse width and duty cycle are reduced. 28) However, the extraction of the intrinsic TDDB lifetime of high-k devices may require a much shorter pulse width than the pluse width used in ref. 28 and the relaxation current during the rising and falling edges of the pulse may skew the total amount of charge injection. The NBTI phenomenon of the high-k gate dielectrics may involve a more complicated set of processes than in the SiO 2 case. Under negative bias stress, the interfacial layer of high-k gate dielectrics is preferentially degraded due to hole trapping from the interface while the transient charging is in the detrapping direction as shown in Fig. 5. Thus, the effect of hole trapping and electron detrapping are mixed under negative bias stress while electron trapping is a dominant trapping mechanism under positive bias stress. The strong polarity and temperature dependence of hole trapping and electron detrapping adds complexity to NBTI. 29,3) Thus, the NBTI mechanism widely accepted for SiO 2 devices, which explains the V th shift employing the hydrogen bond breaking process at the oxide-silicon interface, may not completely explain the NBTI stress results in high-k devices when the gate stack structure incurs significant carrier tunneling. Therefore the usefulness of the conventional constant bias stress NBTI as a measure of device reliability may be limited HCI stress Relaxation Stress time(s) After Detrapping at -1V Stress time(sec) Fig. 3. Hot-carrier stress-induced V th shift and its recovery during relaxation period or using negative bias detrapping.
4 2418 Jpn. J. Appl. Phys., Vol. 44, No. 4B (25) B. H. LEE et al CVS stress Relaxation Stress time (s) After Detrapping at -1V Stress time (s) Fig. 4. V th shift during the constant bias stress at V g ¼þ2V and its recovery during relaxation period or using negative bias detrapping. degradation (%) Positive Bias Stress Negative Bias Stress VG (V) degradation (%) Positive bias stress Negative bias stress VG (V) Fig. 5. Polarity dependence of stress induced device degradation; gm and swing at poly/hfsio NMOS. in high-k devices. An extensive study on polarity and temperature dependence is required to understand the meaning of the NBTI test for high-k devices. The above examples of HCI, TDDB and NBTI illustrate the limits of the traditional reliability methodology such as 1) the extrapolation of the results obtained under the high field stress to the low field stress conditions and 2) the extrapolation of constant bias stress results to the dynamic stress situation. These extrapolations have not been proven as completely correct for SiO 2 devices, while in case of high-k devices the validity of the test methodology as a whole should be questioned. Although the elimination of the transient charging may be the preferred way of avoiding the complications discussed above, it may not be possible if the electron trapping is the intrinsic property of the high-k dielectrics. In that case, it is even more important to understand the reliability of high-k devices considering the effect of transient charging. 5. Conclusions Transient charging effects (TCE) are proposed to explain the various abnormal characteristics of high-k devices such as mobility degradation and reliability characteristics such as HCI, NBTI and TDDB. The transient charging mechanism, which includes both fast and slow transient charging effects, successfully explains previously reported results. The model suggests that many of the conventional electrical characterization and reliability methods developed for SiO 2 gate dielectric may need to be revised to account for the electron trapping effects in high-k gate stacks. 1) A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degrave, T. Kauerauf, G. Groeseneken, H. E. Maes and U. Schwalke: Proc. Int. Reliab. Phys. Symp., 23, p ) S. Zafar, A. Callegari, E. Gusev and M. V. Fischetti: J. Appl. Phys. 93 (23) ) J. H. Sim, B. H. Lee, R. Choi, K. Matthews, D. L. Kwong, P. Tsui and G. Bersuker: Proc. Device Research Conf., 24, p ) E. Gusev and C. P. D Emic: Appl. Phys. Lett. 83 (23) ) S. Kar: IEEE Trans. Electron Devices 5 (23) ) G. Bersuker, P. Zeitzoff, J. Sim, B. H. Lee, R. Choi, G. Brown and C. Young: Int. Integr. Reliab. Workshop, 24, HIK5-1. 7) W. Zhu, J. P. Han and T. P. Ma: IEEE Trans. Electron Devices 51
5 Jpn. J. Appl. Phys., Vol. 44, No. 4B (25) B. H. LEE et al (24) 98. 8) M. Takayanagi, T. Watanabe, R. Iijima, K. Ishimaru and Y. Tsunashima: Proc. Int. Reliab. Phys. Symp., 24, p ) B. H. Lee, J. H. Sim, G. Bersuker, K. Matthew, N. Moumen, J. Peterson and L. Larson: Proc. Int. Reliab. Phys. Symp., 24, p ) C. D. Young, Y. Zhao, M. Pendley, B. H. Lee, K. Matthews, J. H. Sim, R. Choi, G. Bersuker and G. A. Brown: Int. Symp. Solid State Devices and Materials, 24, p ) R. Choi, B. H. Lee, K. Matthews, J. H. Sim, G. Bersuker, L. Larson and J. C. Lee: Proc. Device Research Conf., 24, p ) H. Park, B. H. Lee, M. Gardner and H. Hwang: Int. Symp. Solid State Devices and Materials, 24, p ) A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, J. McPherson, L. Colombo, G. A. Brown, C. H. Lee, Y. Kim, M. Gardner and R. W. Murto: Tech. Dig. Int. Electron Devices Meet., 23, p ) B. H. Lee, C. Young, R. Choi, J. H. Sim, G. Brown and G. Bersuker: Int. Symp. Solid State Devices and Materials, 24, p ) J. Peterson et al.: Proc. First Int. Symp. Dielectrics for Nanosystems: Materials Science, Processing, Reliability, and Manufacturing, The Electrochemical Society Proceedings Series (Pennington, 24) p ) L. Ragnarsson, L. Pantisano, V. Kaushik, S.-I. Saito, Y. Shimamoto, S. De Gendt and M. Heyns: Tech. Dig. Int. Electron Devices Meet., 23, p ) S. Saito, D. Hisamoto, S. Kimura and M. Hiratani: Tech. Dig. Int. Electron Devices Meet., 23, p ) G. Bersuker, J. Barnett, N. Moumen, S. Stemmer, M. Agustin, B. Foran, C. D. Young, P. Lysaght, B. H. Lee, P. M. Zeitzoff and H. R. Huff: Jpn. J. Appl. Phys. 43 (24) ) M. V. Fischetti, D. A. Neumayer and E. A. Cartier: J. Appl. Phys. 9 (21) ) D. Esseni and A. Abramo: IEEE Trans. Electron Devices 5 (23) ) J. R. Jameson, W. Harison, P. B. Griffin and J. D. Plummer: Appl. Phys. Lett. 84 (24) ) J. G. Kang, E.-C. Lee, K. J. Chang and Y. G. Jin: Appl. Phys. Lett. 84 (24) ) T. Kawahara, K. Torii, H. Ohji, R. Mitsuhashi, A. Muto, W. Kim, H. Kitajima and T. Arikado: Proc. ALD Conf., Helsingki, ) G. Bersuker, J. H. Sim, C. D. Young, R. Choi, B. H. Lee, P. Lysaght, G. A. Brown, P. M. Zeitzoff, M. Gardner, R. W. Murto and H. R. Huff: MRS Proc. 811 (24) ) I. Hirano, T. Yamaguchi, K. Sekine, M. Takayanagi, K. Eguchi, Y. Sunashima and H. Satake: Tech. Dig. Symp. VLSI Tech., 24, p ) Q. Lu, H. Takeuchi, R. Lin, T. J. King, C. Hu, K. Onishi, R. Choi, C. S. Kang and J. C. Lee: Proc. Int. Reliability Physics Symp., 22, p ) S. J. Lee, S. J. Rhee, R. Clark and D. L. Kwong: Tech. Dig. Symp. VLSI Technology, 22, p ) Y. H. Kim, K. Onishi, C. S. Kang, R. Choi, H.-J. Cho, S. Krishnan, A. Shahriar and J. C. Lee: Proc. Int. Reliability Physics Symp., 23, p ) J. H. Sim, B. H. Lee, R. Choi, K. Mattews, P. Zeitzoff and G. Bersuker: Proc. Int. Symp. Physical and Failure Analysis of Integrated Circuits, Hsinchu, Taiwan, 24, p ) R. Choi, B. H. Lee, G. Brown, P. Zeitzoff, J. H. Sim and J. C. Lee: Proc. Int. Symp. Physical and Failure Analysis of Integrated Circuits, Hsinchu, Taiwan, 24, p. 21.
TRANSITION metal and rare earth oxides are among the
138 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 7, NO. 1, MARCH 2007 Mechanism of Electron Trapping and Characteristics oftrapsinhfo 2 Gate Stacks Gennadi Bersuker, J. H. Sim, Chang Seo
More informationThe Pulsed I d -V g methodology and Its Application to the Electron Trapping Characterization of High-κ gate Dielectrics
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.2, JUNE, 2010 79 The Pulsed I d - methodology and Its Application to the Electron Trapping Characterization of High-κ gate Dielectrics Chadwin
More informationCONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS
CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:
More informationFrequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric
048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU
More informationResonant photo-ionization of point defects in HfO 2 thin films observed by second-harmonic generation.
Optics of Surfaces & Interfaces - VIII September 10 th, 2009 Resonant photo-ionization of point defects in HfO 2 thin films observed by second-harmonic generation. Jimmy Price and Michael C. Downer Physics
More informationMODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT
MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time
More informationCharacterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack
Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii Graduate School of
More information21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN
98 21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN 21.1 Review/Background This class is an introduction to Time Dependent Dielectric Breakdown (TDDB). In the following 9 chapters, we will discuss
More informationJ. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX
Understanding process-dependent oxygen vacancies in thin HfO 2 /SiO 2 stacked-films on Si (100) via competing electron-hole injection dynamic contributions to second harmonic generation. J. Price, 1,2
More informationComprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides
Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides T. Ishihara*, J. Koga*, and S. Takagi** * Advanced LSI Technology Laboratory, Corporate Research &
More informationDielectric Breakdown Characteristics of Stacked High-k Dielectrics. Byoung Hun Lee 1,2 and Rino Choi 3
10.1149/1.3122097 The Electrochemical Society Dielectric Breakdown Characteristics of Stacked High-k Dielectrics Byoung Hun Lee 1,2 and Rino Choi 3 1 Department of Material Science and Engineering, 2 Department
More informationElectrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET
Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department
More informationA Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability
Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents
More informationHomework 6: Gate Dielectric Breakdown. Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University.
Homework 6: Gate Dielectric Breakdown Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University. In Lectures 21-26, we have discussed how thin-oxides break. Three
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationOFF-state TDDB in High-Voltage GaN MIS-HEMTs
OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding
More informationAn interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B
Thin Solid Films 488 (2005) 167 172 www.elsevier.com/locate/tsf An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B S.C. Chen a, T, J.C. Lou a, C.H. Chien
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationReliability and Instability of GaN MIS-HEMTs for Power Electronics
Reliability and Instability of GaN MIS-HEMTs for Power Electronics Jesús A. del Alamo, Alex Guo and Shireen Warnock Microsystems Technology Laboratories Massachusetts Institute of Technology 2016 Fall
More informationNEGATIVE bias temperature instability (NBTI) or the
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 8, NO. 1, MARCH 2008 47 Effect of the Interfacial SiO 2 Layer in High-k HfO 2 Gate Stacks on NBTI Arnost Neugroschel, Fellow, IEEE, Gennadi Bersuker,
More information23.0 Review Introduction
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 23: TDDB: Measurement of bulk trap density Date: Nov 13 2006 Classnotes: Dhanoop Varghese Review: Nauman Z Butt 23.0 Review In the last few
More informationThreshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
More informationDefects in Semiconductors
Defects in Semiconductors Mater. Res. Soc. Symp. Proc. Vol. 1370 2011 Materials Research Society DOI: 10.1557/opl.2011. 771 Electronic Structure of O-vacancy in High-k Dielectrics and Oxide Semiconductors
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationNegative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ
Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationFast and slow transient charging in various III-V field-effect transistors with atomiclayer-deposited-al2o3
Fast and slow transient charging in various III-V field-effect transistors with atomiclayer-deposited-al2o3 gate dielectric Michael E. Ramón, Tarik Akyol, Davood Shahrjerdi, Chadwin D. Young, Julian Cheng,
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationChapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects
Chapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects Souvik Mahapatra, Nilesh Goel, Ankush Chaudhary, Kaustubh Joshi and Subhadeep Mukhopadhyay Abstract In this
More informationLeakage Mechanisms. Thin films, fully depleted. Thicker films of interest for higher voltage applications. NC State
Leakage Mechanisms Thin films, fully depleted Leakage controlled by combined thermionic / field emission across the Schottky barrier at the film-electrode interfaces. Film quality effects barrier height,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationMETA-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS
META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS H. L. Gomes 1*, P. Stallinga 1, F. Dinelli 2, M. Murgia 2, F. Biscarini 2, D. M. de Leeuw 3 1 University of Algarve, Faculty of Sciences and Technology
More informationModeling and Characterization of Dielectric-Charging Effects in RF MEMS Capacitive Switches
Modeling and Characterization of Dielectric-Charging Effects in RF MEMS Capacitive Switches Xiaobin Yuan, Zhen Peng, and ames C. M. Hwang Lehigh University, Bethlehem, PA 1815 David Forehand, and Charles
More informationEffect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics. Technology, Yokohama , Japan
Effect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics M. Mamatrishat a, M. Kouda a, T. Kawanago a, K. Kakushima b, P. Ahmet a, A. Aierken c, K. Tsutsui b,
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationAdvanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
More informationBrookhaven National Laboratory ABSTRACT
10.1149/1.2209280, copyright The Electrochemical Society THE INFLUENCE OF NH 3 ANNEAL ON THE CRYSTALLIZATION KINETICS OF HfO 2 GATE DIELECTRIC FILMS Patrick S. Lysaght 1), J. C. Woicik 2), Brendan Foran
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationStudy of dynamics of charge trapping in a-si:h/sin TFTs
Study of dynamics of charge trapping in a-si:h/sin TFTs A.R.Merticaru, A.J.Mouthaan, F.G.Kuper University of Twente P.O.Box 217, 7500 AE Enschede Phone:+31 53 4892754 Fax: +31 53 4891034 E-mail: a.r.merticaru@el.utwente.nl
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationStatistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors
Turk J Elec Engin, VOL.14, NO.3 2006, c TÜBİTAK Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Fırat KAÇAR 1,AytenKUNTMAN 1, Hakan KUNTMAN 2 1 Electrical and
More informationEffective Capacitance Enhancement Methods for 90-nm DRAM Capacitors
Journal of the Korean Physical Society, Vol. 44, No. 1, January 2004, pp. 112 116 Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors Y. K. Park, Y. S. Ahn, S. B. Kim, K. H. Lee, C. H.
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationSemiconductor Physical Electronics
Semiconductor Physical Electronics Sheng S. Li Department of Electrical Engineering University of Florida Gainesville, Florida Plenum Press New York and London Contents CHAPTER 1. Classification of Solids
More informationA Single-Trap Study of PBTI in SiON nmos Transistors: Similarities and Differences to the NBTI/pMOS Case
A Single-Trap Study of PBTI in SiON nmos Transistors: Similarities and Differences to the NBTI/pMOS Case Michael Waltl, Wolfgang Goes, Karina Rott, Hans Reisinger, and Tibor Grasser Institute for Microelectronics,
More informationLecture 18 Field-Effect Transistors 3
Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later
More informationComparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate
Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate Hu Ai-Bin( 胡爱斌 ) and Xu Qiu-Xia( 徐秋霞 ) Institute of Microelectronics,
More informationRECENTLY, (Ba, Sr)TiO thin films have been intensively
342 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 2, FEBRUARY 1999 Impact of Time Dependent Dielectric Breakdown and Stress-Induced Leakage Current on the Reliability of High Dielectric Constant
More informationApplication of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology
Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology Robert Chau, Justin Brask, Suman Datta, Gilbert Dewey, Mark Doczy, Brian Doyle, Jack
More informationHOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the
HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More information(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)
(a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationWafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage
Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage Wes Lukaszek Wafer Charging Monitors, Inc. 127 Marine Road, Woodside, CA 94062 tel.: (650) 851-9313, fax.: (650) 851-2252,
More informationTCAD Modeling of Stress Impact on Performance and Reliability
TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationSheng S. Li. Semiconductor Physical Electronics. Second Edition. With 230 Figures. 4) Springer
Sheng S. Li Semiconductor Physical Electronics Second Edition With 230 Figures 4) Springer Contents Preface 1. Classification of Solids and Crystal Structure 1 1.1 Introduction 1 1.2 The Bravais Lattice
More informationEE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date:
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date: Nov 1, 2006 ClassNotes: Jing Li Review: Sayeef Salahuddin 18.1 Review As discussed before,
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationRecent Developments in Device Reliability Modeling: The Bias Temperature Instability. Tibor Grasser
Recent Developments in Device Reliability Modeling: The Bias Temperature Instability Tibor Grasser Institute for Microelectronics, TU Vienna Gußhausstraße 27 29, A-14 Wien, Austria TU Wien, Vienna, Austria
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationEECS150 - Digital Design Lecture 26 - Faults and Error Correction. Types of Faults in Digital Designs
EECS150 - Digital Design Lecture 26 - Faults and Error Correction April 25, 2013 John Wawrzynek 1 Types of Faults in Digital Designs Design Bugs (function, timing, power draw) detected and corrected at
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationWhite Paper. Temperature Dependence of Electrical Overstress By Craig Hillman, PhD
White Paper Temperature Dependence of Electrical Overstress By Craig Hillman, PhD 1. What is Electrical Overstress (EOS)? Electrical overstress is typically defined as an over voltage or over current event
More informationCMOS. Technology Doping Profiles. Simulation of 0.35 Ixm/0.25 INTRODUCTION
VLSI DESIGN 2001, Vol. 13, Nos. 4, pp. 459-- 463 Reprints available directly from the publisher Photocopying permitted by license only (C) 2001 OPA (Overseas Publishers Association) N.V. Published by license
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationHot-Carrier Reliability Comparison for pmosfets With Ultrathin Silicon-Nitride and Silicon-Oxide Gate Dielectrics
158 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 3, SEPTEMBER 2001 Hot-Carrier Reliability Comparison for pmosfets With Ultrathin Silicon-Nitride and Silicon-Oxide Gate Dielectrics
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationAtomic configuration of boron pile-up at the Si/SiO 2 interface
Atomic configuration of boron pile-up at the Si/SiO 2 interface Masayuki Furuhashi, a) Tetsuya Hirose, Hiroshi Tsuji, Masayuki Tachi, and Kenji Taniguchi Department of Electronics and Information Systems,
More informationQuantification of Trap State Densities at High-k/III-V Interfaces
Quantification of Trap State Densities at High-k/III-V Interfaces Roman Engel-Herbert*, Yoontae Hwang, and Susanne Stemmer Materials Department, University of California, Santa Barbara *now at Penn State
More informationElectric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer
Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,
More informationCHARACTERIZING PROCESS SEMICONDUCTOR THIN FILMS WITH A CONFOCAL MICRO X-RAY FLUORESCENCE MICROSCOPE
CHARACTERIZING PROCESS SEMICONDUCTOR THIN FILMS WITH A CONFOCAL MICRO X-RAY FLUORESCENCE MICROSCOPE 218 Chris M. Sparks 1, Elizabeth P. Hastings 2, George J. Havrilla 2, and Michael Beckstead 2 1. ATDF,
More informationEnergy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC
Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Author Haasmann, Daniel, Dimitrijev, Sima Published 2013 Journal Title Applied Physics
More informationADVANCED processing techniques that make use of
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 9, SEPTEMBER 1997 1393 Simulating Process-Induced Gate Oxide Damage in Circuits Robert Tu, Joseph C. King, Hyungcheol Shin, Member, IEEE, and Chenming
More informationTRANSPARENT oxide thin-film transistors (TFTs) are of
112 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 11, NO. 1, MARCH 2011 Analysis of Bias Stress Instability in Amorphous InGaZnO Thin-Film Transistors Edward Namkyu Cho, Student Member, IEEE,
More informationTO FULFILL the scaling scenario as projected in the
98 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 1, JANUARY 2004 Mobility Measurement and Degradation Mechanisms of MOSFETs Made With Ultrathin High-k Dielectrics Wenjuan Zhu, Jin-Ping Han, Member,
More informationModeling of PMOS NBTI Effect Considering Temperature Variation
Modeling of PMOS NBTI Effect Considering Temperature Variation Hong Luo, Yu Wang, Ku He, Rong Luo, Huazhong Yang Circuits and Systems Division, Dept. of EE, Tsinghua Univ., Beijing, 100084, P.R. China
More informationATOMIC-SCALE THEORY OF RADIATION-INDUCED PHENOMENA
ATOMIC-SCALE THEORY OF RADIATION-INDUCED PHENOMENA OVERVIEW OF THE LAST FIVE YEARS AND NEW RESULTS Sokrates T. Pantelides Department of Physics and Astronomy, Vanderbilt University, Nashville, TN The theory
More information3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017
3132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017 Time-Dependent Dielectric Breakdown in High-Voltage GaN MIS-HEMTs: The Role of Temperature Shireen Warnock, Student Member, IEEE,
More informationIntrinsic Reliability improvement in Biaxially Strained SiGe p-mosfets
Intrinsic Reliability improvement in Biaxially Strained SiGe p-mosfets S. Deora 1,3, A. Paul 2, R. Bijesh 1, J. Huang 3, G. Klimeck 2, G. Bersuker 3, P. D. Krisch 3 and R. Jammy 3. 1 Department of Electrical
More informationNegative-Bias Temperature Instability (NBTI) of GaN MOSFETs
Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Alex Guo and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA Sponsor:
More information= (1) E inj. Minority carrier ionization. ln (at p ) Majority carrier ionization. ln (J e ) V, Eox. ~ 5eV
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 21: Application of Anode hole injection Model to Interpret Experiments Date: Nov 8 2006 ClassNotes: Vijay Rawat Reviewer: Haldun Kufluoglu
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationTime Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature
Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Shireen Warnock, Allison Lemus, and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationRECENTLY, as the use of metal/high-k dielectric has
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 11, NOVEMBER 2013 3683 Intrinsic Time Zero Dielectric Breakdown Characteristics of HfAlO Alloys Jin Ju Kim, Minwoo Kim, Ukjin Jung, Kyung Eun Chang,
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More information1658 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 7, JULY 2003
1658 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 7, JULY 2003 Electrical Characterization and Process Control of Cost-Effective High-k Aluminum Oxide Gate Dielectrics Prepared by Anodization Followed
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More information