LOW NOISE, JFET INPUT OPERATIONAL AMPLIFIERS
|
|
- Diana Wilkinson
- 5 years ago
- Views:
Transcription
1 These low noise T input operational amplifiers combine two state of the art analog technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched high voltage T input device for low input offset voltage. The IT technology provides wide bandwidths and fast slew rates with low input bias currents, input offset currents, and supply currents. oreover, the devices exhibit low noise and low harmonic distortion, making them ideal for use in high fidelity audio amplifier applications. These devices are available in single, dual and quad operational amplifiers which are pin compatible with the industry standard 74, 458, and the 3403/324 bipolar products. ow Input oise oltage: 8 n/ 2 z Typ ow armonic istortion: 0.0% Typ ow Input ias and Offset urrents igh Input Impedance: 02 Ω Typ igh lew ate: 3 /µs Typ Wide ain andwidth: 4.0 z Typ ow upply urrent:.4 m per mp OW OI, T IPT OPTIO PII 8 P IX PTI P 626 IOTO TI T PI OTIO 8 IX PTI P 75 (O 8) Offset ull 8 Inv + Input 2 7 oninvt Input Output 4 5 Offset ull T07 (Top iew) Output Inputs T072 (Top iew) Output Inputs 4 PI OTIO IX PTI P 646 (T074 Only) Op mp unction ingle ual OI IOTIO evice T07, T07P, P T072, T072P, P Operating Temperature ange T =0 to +70 T =0 to +70 Package O 8 Plastic IP O 8 Plastic IP Quad T074, T = 0 to +70 Plastic IP Output Inputs Inputs 2 Output T074 (Top iew) Output 4 Inputs 4 Inputs 3 Output 3 OTOO O I I T 2 39
2 T07, T072, T074, XI TI upply oltage ating ymbol alue nit +8 8 ifferential Input oltage I ±30 Input oltage ange (ote ) I ±5 Output hort ircuit uration (ote 2) t ontinuous Power issipation (, P) erate above T = +47 P /θ mw mw/ Operating mbient Temperature ange T 0 to +70 torage Temperature ange Tstg 65 to +50. The magnitude of the input voltage must not exceed the magnitude of the supply voltage or 5, whichever is less. 2. The output may be shorted to ground or either supply. Temperature and/or supply voltages must be limited to ensure that power dissipation ratings are not exceeded. TI TITI ( = +5, = 5, T = Thigh to Tlow [ote 3]) haracteristics ymbol in Typ ax nit Input Offset oltage ( 0 k, = 0) T07, T072 T074 T07_ Input Offset urrent ( = 0) (ote 4) T07_ T07_ Input ias urrent ( = 0) (ote 4) T07_ T07_ arge ignal oltage ain (O = ±0, 2.0 k) T07_ T07_ Output oltage wing (Peak to Peak) ( 0 k) ( 2.0 k) 3. T low = 0 for T07, T high = +70 for T07, 0 for T072, +70 for T072, 0 for T074, +70 for T074, 4. Input ias currents of T input op amps approximately double for every 0 rise in junction temperature as shown in igure 3. To maintain junction temperature as close to ambient temperature as possible, pulse techniques must be used during testing. IO IIO II O O m n n /m igure. nity ain oltage ollower igure 2. Inverting ain of 0 mplifier 0 k in + O in.0 k + O = 2.0 k = 00 p = 00 p OTOO O I I T
3 T07, T072, T074, TI TITI ( = +5, = 5, T = 25, unless otherwise noted.) haracteristics ymbol in Typ ax nit Input Offset oltage ( 0 k, = 0) T07, T072 T074 T07_ verage Temperature oefficient of Input Offset oltage = 50 Ω, T = Tlow to Thigh (ote 3) Input Offset urrent ( = 0) (ote 4) T07_ T07_ Input ias urrent ( = 0) (ote 4) T07_ T07_ IO m IO/ T 0 µ/ Input esistance ri 02 Ω ommon ode Input oltage ange T07_ T07_ arge ignal oltage ain (O = ±0, 2.0 k) T07_ T07_ Output oltage wing (Peak to Peak) ( = 0 k) ommon ode ejection atio ( 0 k) T07_ T07_ upply oltage ejection atio ( 0 k) T07_ T07_ IIO II I O ±0 ± , 2 +5, p p /m O upply urrent (ach mplifier) I m nity ain andwidth W 4.0 z lew ate (ee igure ) in = 0, = 2.0 k, = 00 p P d d 3 v/µs ise Time (ee igure ) tr 0. µs Overshoot (in = 20 m, = 2.0 k, = 00 p) O 0 % quivalent Input oise oltage = 00 Ω, f = 000 z quivalent Input oise urrent = 00 Ω, f = 000 z Total armonic istortion O () = 0,.0 k, 2.0 k, f = 000 z hannel eparation = 00 en 8 n/ z in 0.0 p/ z T 0.0 % 20 d 3. T low = 0 for T07, T high = +70 for T07, 0 for T072, +70 for T072, 0 for T074, +70 for T074, 4. Input ias currents of T input op amps approximately double for every 0 rise in junction temperature as shown in igure 3. To maintain junction temperature as close to ambient temperature as possible, pulse techniques must be used during testing. OTOO O I I T 2 32
4 T07, T072, T074, igure 3. Input ias urrent versus Temperature igure 4. Output oltage wing versus requency 00 I I, IPT I T (n) / = ± T, IT TPT ( ) O, OTPT OT WI (pp) / = ±5 ±0 ±5.0 = 2.0 k T = 25 ee igure k 0 k 00 k.0 0 f, QY (z) igure 5. Output oltage wing versus oad esistance igure 6. Output oltage wing versus upply oltage O, OTPT OT WI (pp) O, OTPT OT WI (pp) / = ±5 T = 25 ee igure igure 7. Output oltage wing versus Temperature / = ±5 ee igure 2, O IT (kω) = 0 k = 2.0 k T, IT TPT ( ) O, OTPT OT WI (pp) I, PPY I T (m) = 2.0 k T = ,, PPY OT (±) igure 8. upply urrent per mplifier versus Temperature / = ± T, IT TPT ( ) OTOO O I I T
5 T07, T072, T074, igure 9. arge ignal oltage ain and Phase hift versus requency igure 0. arge ignal oltage ain versus Temperature O, OP OOP I ain Phase hift / = ±5 = 2.0 k T = P IT () O, OT I (/m) / = ±5 O = ±0 = 2.0 k k 0 k 00 k.0 0 f, QY (z) T, IT TPT ( ) igure. ormalized lew ate versus Temperature igure 2. quivalent Input oise oltage versus requency OIZ W T T, IT TPT ( ) e e n, QIT IPT OI OT ( n/ z ) f, QY (z) / = ±5 dc = 0 = 00 Ω T = 25 T, TOT OI ITOTIO (%) igure 3. Total armonic istortion versus requency / = ±5 =.0 O = 6.0 () T = f, QY (z) OTOO O I I T 2 323
6 T07, T072, T074, epresentative chematic iagram (ach mplifier) Output ias ircuitry ommon to ll mplifiers Q3 Q4 Q5 Q2 Q Q6 Inputs + 2 Q7 2.0 k Q20 3 Q4 Q5 0 p Q9 Q23 24 Q2 Q22 Q24 Q2 Q3 Q6 Q0 Q Q9 Q8 Q7 Q25 Offset ull (T07 only).5 k Q8.5 k Input 0 k igure 4. udio Tone ontrol mplifier 00 k 0 k µ µ 0 k 3.3 k T07 + Output µ µ 00 k 68 k Turn Over requency =.0 kz ass oost/ut ±20 d at 20 z Treble oost/ut ±9 d at 20 kz igure 5. igh Q otch ilter Input T07 + fo = = 350 z 2π = 2 =.5 = = 300 p OTOO O I I T
7 Tape and eel Options In rief... otorola offers the convenience of Tape and eel packaging for our growing family of standard integrated circuit products. eels are available to support the requirements of both first and second generation pick and place equipment. The packaging fully conforms to the latest I 48 specification. The antistatic embossed tape provides a secure cavity, sealed with a peel back cover tape. Page Tape and eel onfigurations Tape and eel Information Table nalog PQ Table OTOO O I I T 2
8 Tape and eel onfigurations echanical Polarization OI and icro 8 I Typical P I Typical PI ser irection of eed ser irection of eed P and 2P I Typical ser irection of eed OT 23 (5 Pin) I Typical OT 89 (3 Pin) I Typical OT 89 (5 Pin) I Typical ser irection of eed ser irection of eed ser irection of eed 2 2 OTOO O I I T
9 Tape and eel onfigurations (continued) TY (Preferred) TO 92 eel tyles TY arrier trip dhesive Tape ounded ide arrier trip dhesive Tape lat ide ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ eed eed ounded side of transistor and adhesive tape visible. lat side of transistor and adhesive tape visible. TY P (Preferred) dhesive Tape On Top ide TO 92 mmo Pack tyles TY dhesive Tape On Top ide ounded ide É ÉÉ É eed arrier trip lat ide É eed ÉÉ É arrier trip abel ounded side of transistor and adhesive tape visible. abel lat side of transistor and adhesive tape visible. tyle P ammo pack is equivalent to tyles and of reel pack dependent on feed orientation from box. tyle ammo pack is equivalent to tyle of reel pack dependent on feed orientation from box. TO 92 I adial Tape in an old ox or On eel W2 4 5 W W T T 2 T2 P2 P2 P P OTOO O I I T 2 3
10 Tape and eel Information Table Package Tape Width evices() eel ize evice (mm) per eel (inch) uffix O 8, OP 8 2 2, O 4 6 2, O 6 6 2, O 6, O 8+8 WI 6, O 20 WI 24, O 24 WI 24, O 28 WI 24, O 28 WI 32, icro 8 2 2, P 20 6, P P P P P TO 226 (TO 92)(2) 8 2,000 3,, P, or (mmo Pack) only P 6 2, P OT 23 (5 Pin) 8 3,000 7 T OT 89 (3/5 Pin) 2,000 7 T () inimum order quantity is reel. istributors/o customers may break lots or reels at their option, however broken reels may not be returned. (2) Integrated circuits in TO 226 packages are available in tyes and only, with optional mmo Pack (uffix P or ). The and P configurations are preferred. or ordering information please contact your local otorola emiconductor ales Office. 2 4 OTOO O I I T
11 nalog PQ Table Tape/eel and mmo Pack P OI icro 8 TO 92 P 2P OT 23 (5 Pin) OT 89 (3 Pin) OT 89 (5 Pin) Package Type Package ode PQ ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /mmo Pack ase /reel ase /reel ase /reel ase /reel ase /reel OTOO O I I T 2 5
12 2 6 OTOO O I I T
13 Packaging Information In rief... The packaging availability for each device type is indicated on the individual data sheets and the elector uide. ll of the outline dimensions for the packages are given in this section. The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature can be found from the equation: T(max) T P(T) = θ(typ) where: P(T) = Power issipation allowable at a given operating ambient temperature. This must be greater than the sum of the products of the supply voltages and supply currents at the worst case operating condition. T(max) = aximum operating unction Temperature as listed in the aximum atings ection. ee individual data sheets for T(max) information. T = aximum desired operating mbient Temperature θ(typ) = Typical Thermal esistance unction-to- mbient OTOO O I I T 3
14 ase Outline imensions P, P, Z IX (TO-226/TO-92) I. IIOI TOI P I Y4.5, OTOI IIO: I. 3. OTO O P YO IIO I OTO. 4. IIO PPI TW P. IIO PPY TW II. IIO I OTO I P YO IIO II. 2 3 TI X X P TIO X X I IIT P , T IX I Y TI T. IIOI TOI P I Y4.5, OTOI IIO: I Y Q P 0.25 (0.00) Y I IIT Q T OTOO O I I T
15 T IX I Q P OPTIO TI. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I ITOT () POTIO. IIO II POTIO OT X (.092) XI. 5 5X 0.04 (0.356) T P 5X I IIT Q T, T IX I 5 Q 5X P 0.0 (0.254) T P OPTIO 5X 0.24 (0.60) T W TI. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I ITOT () POTIO. IIO II POTIO OT X (.092) XI. I IIT Q W T IX 34 0 I Q TI. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I ITOT () POTIO. IIO II POTIO OT X 0.92 (0.043) XI. 5 I IIT Q P (0.04) T Q OTOO O I I T 3 3
16 T, T IX I Q 5 P TI. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I ITOT () POTIO. IIO II POTIO OT X 0.92 (0.043) XI. I IIT Q (0.04) T Q T- IX (P) I. IIOI TOI P I Y4.5, OTOI IIO: I TI I IIT P 0.3 (0.005) T T IX (P) I Y P 0.3 (0.005) T TI Z. IIOI TOI P I Y4.5, OTOI IIO: I. I IIT Z OTOO O I I T
17 P,, P, P IX I IIO TO T O W O P. 2. P OTO OPTIO (O O Q O). 3. IIOI TOI P I Y4.5, OT 2 TI 0.3 (0.005) T IIT I , P, -4, P2 IX I WITI 0.3 (0.005) I O T POITIO T TI T XI TI OITIO. 2. IIO TO T O W O P. 3. IIO O OT I O. 4. O O OPTIO. 4 TI I IIT P2,, P, P IX I P 0.25 (0.00) T TI. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO TO T O W O P. 4. IIO O OT I O. 5. O O OPTIO. I IIT OTOO O I I T 3 5
18 , P, P2, IX (IP 6) I 6 9. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO TO T O W O P. 4. IIO O OT I O. 5. IT OTIO TW 4 5, TI 8 OT 5 6 P 6 P 0.3 (0.005) T I IIT (0.005) T P IX (IP 6) I O P 3 P 0.25 (0.00) T TI. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO TO T O W O P. 4. IIO O OT I O POTIO. 5. O O POTIO OT X 0.25 (0.00). 6. O O OPTIO. I IIT P P IX I 24 Q P TI. WITI 0.3 (0.005) I O T POITIO T TI T XI TI OITIO. 2. IIO TO T O W O P. IIT I P Q OTOO O I I T
19 ,,, P IX I POITIO TO O (), WITI 0.25 (0.00) T XI TI OITIO, I TIO TO TI OT. 2. IIO TO T O W O P. 3. IIO O OT I O. 8 TI IIT I P IX I 28. POITIO TO O (), WITI 0.25 (0.00) T XI TI OITIO, I TIO TO TI OT. 2. IIO TO T O W O P. 3. IIO O OT I O IIT I TI P IX 7-03 I POITIO TO O (), WITI 0.25 (0.00) T XI TI OITIO, I TIO TO TI OT. 2. IIO TO T O W O P. 3. IIO O OT I O. 20 TI IIT I OTOO O I I T 3 7
20 , P, P-3 IX (IP 24) I TI P 0.25 (0.00) T 24 P OT 0.25 (0.00) T. OTO OPTIO. 2. IIO TO T O W O P. 3. IIOI TOI P I Y4.5, OTOI IIO: I. I IIT , P, P IX I 20 TI P 0.25 (0.00) T 20 P 0.25 (0.00) T. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO TO T O W O P. 4. IIO O OT I O. I IIT ,, 2 IX (O-8, OP-8) I IIOI TOI P Y4.5, IIO I IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 P I. 5. IIO O OT I O POTIO. OW POTIO 0.27 TOT I X O T IIO T XI TI OITIO. 8 e 0.25 TI 0.0 h X 45 IIT I I X e h OTOO O I I T
21 IX (O-4) I 4 TI P 7 P 7 P 0.25 (0.00) T 0.25 (0.00) X 45. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 (0.006) P I. 5. IIO O OT I POTIO. OW POTIO 0.27 (0.005) TOT I X O T IIO T XI TI OITIO. IIT I P IX (O-6) I 6 TI P 0.25 (0.00) T P 8 P 0.25 (0.00) X 45. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 (0.006) P I. 5. IIO O OT I POTIO. OW POTIO 0.27 (0.005) TOT I X O T IIO T XI TI OITIO. IIT I P W, P IX (O-20, O 20) I X (0.25) T 8X 0X P 0.00 (0.25) TI X 45. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.50 (0.006) P I. 5. IIO O OT I POTIO. OW POTIO 0.3 (0.005) TOT I X O IIO T XI TI OITIO. IIT I P OTOO O I I T 3 9
22 W IX (O-24, OP (6+4+4)) I 24 TI X 2 24X 0.00 (0.25) T 22X P 0.00 (0.25) X 45. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 (0.006) P I. 5. IIO O OT I POTIO. OW POTIO 0.3 (0.005) TOT I X O IIO T XI TI OITIO. IIT I P W IX (O-28, OI 28) I X P 0.00 (0.25). IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 (0.006) P I. 5. IIO O OT I POTIO. OW POTIO 0.3 (0.005) TOT I X O IIO T XI TI OITIO. 28X 0.00 (0.25) T 26X 4 X 45 TI IIT I P W IX (O-6, OP 6, OP-8+8) I X 4X 0.00 (0.25) T 8 8X P TI 0.00 (0.25) X 45. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 (0.006) P I. 5. IIO O OT I POTIO. OW POTIO 0.3 (0.005) TOT I X O IIO T XI TI OITIO. IIT I P OTOO O I I T
23 IX 75 0 (O 6) I O TI 4 X 0.25 (0.00) T 6 P 0.25 (0.00) X 45 IIOI TOI P I Y4.5, OTOI IIO: IIT. 3 IIO O OT I O POTIO. 4 XI O POTIO 0.5 (0.006) P I. 5 IIO O OT I POTIO. OW POTIO 0.27 (0.005) TOT I X O T IIO T XI TI OITIO. IIT I P W IX 75 0 (OP 6) I O 6 T. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O POTIO. 4. XI O POTIO 0.5 (0.006) P I. P 0.00 (0.25) 5. IIO O OT I POTIO. OW POTIO 0.3 (0.005) TOT I 8 X O IIO T XI TI OITIO. 3X 0.00 (0.25) T IIT I X P TI T X OTOO O I I T 3
24 762-0 Plastic edium Power Package (IP-9) I 9 Q TI Y 0.25 (0.00) T 9 W 9 P X 0.25 (0.00) T 0.25 (0.00) T. IIOI TOI P I Y4.5, OTOI IIO: IIT. IIT I Q W X Y IX (P-20) I 20 Y W (0.80) T (0.80) T Z X 0.00 (0.250) T IW. T,, TI W TOP O O XIT PTI OY T O PTI I. 2. IIO, T POITIO TO T T, TI. 3. IIO O OT I O. OW O I 0.00 (0.250) P I. 4. IIOI TOI P I Y4.5, OTOI IIO: I. 6. T P TOP Y T T P OTTO Y P TO 0.02 (0.300). IIO TI T T OTOT XT O T PTI OY XI O O, TI, T IT, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I POTIO O ITIO. T POTIO() OT T IIO TO T T (0.940). T ITIO() OT T IIO TO T (0.635). Z (0.80) T (0.80) T (0.00) TI IW 0.00 (0.250) T IW (0.80) T (0.80) T I IIT W X Y Z OTOO O I I T
25 IX (P 28) I Y (0.80) T (0.80) T Z 28 W X IW 0.00 (0.250) T Z (0.80) T (0.80) T (0.80) T IW (0.00) TI (0.80) T 0.00 (0.250) T IW. T,, TI W TOP O O XIT PTI OY T O PTI I. 2. IIO, T POITIO TO T T, TI. 3. IIO O OT I O. OW O I 0.00 (0.250) P I. 4. IIOI TOI P I Y4.5, OTOI IIO: I. 6. T P TOP Y T T P OTTO Y P TO 0.02 (0.300). IIO TI T T OTOT XT O T PTI OY XI O O, TI, T IT, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I POTIO O ITIO. T POTIO() OT T IIO TO T T (0.940). T ITIO() OT T IIO TO T (0.635). I IIT W X Y Z OTOO O I I T 3 3
26 IX (P) I Y Z 0.007(0.80) T 0.007(0.80) T X IW 0.00 (0.25) T 44 W 0.007(0.80) T Z 0.00 (0.25) T. T,, TI W TOP O O XIT PTI OY T O PTI I. 2. IIO, T POITIO TO T T, TI. 3. IIO O OT I O. OW O I 0.00 (0.25) P I. 4. IIOI TOI P I Y4.5, OTOI IIO: I (0.80) T 0.007(0.80) T IW (0.0) TI IW 6. T P TOP Y T T P OTTO Y P TO 0.02 (0.300). IIO TI T T OTOT XT O T PTI OY XI O O, TI, T IT, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I POTIO O ITIO. T POTIO() OT T IIO TO T T (0.940). T ITIO() OT T IIO TO T (0.635) (0.80) T I IIT W X Y Z IX 803 PIIY 20 0 P (0.005) 0 20 P 0.3 (0.005) T 0.0 (0.004) TI 6 IIOI TOI P I Y4.5, OTOI IIO: IIT. 8 IIO O OT I O POTIO. 9 XI O POTIO 0.5 (0.008) P I. 0 IIO O OT I POTIO. OW POTIO 0.3 (0.006) TOT I X O T IIO T XI TI OITIO. IIT I * 0.488* *PPOXIT 3 4 OTOO O I I T
27 T IX (5-Pin ZIP) I PI 5X Q P PI (0.254) T P Q Y 5X TI (0.60) T. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I O O POTIO. 4. IIO O OT I O O POTIO. 5. O O POTIO OT X 0.00 (0.250). 6. IIO O OT I POTIO. OW POTIO (0.076) TOT I X O T IIO. T XI TI OITIO. I IIT Y T IX I P PI 5X 7X 5 Q PI (0.254) T P Y TI 5X (0.60) T. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I O O POTIO. 4. IIO O OT I O O POTIO. 5. O O POTIO OT X 0.00 (0.250). 6. T 7. IIO O OT I POTIO. OW POTIO (0.076) TOT I X O T IIO. T XI TI OITIO. I IIT Q Y OTOO O I I T 3 5
28 T IX (TQP 44) I O Z,, Z T T TI (0.008) Z 0.05 (0.002) Z 0.20 (0.008) Z PTI ÇÇÇÇ ÉÉÉÉ TI T (0.008) T Z 0.05 (0.002) T 0.20 (0.008) T Z TIO 0.20 (0.008) T Z W Q X IW Y TI 0.0 (0.004). IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T, Z TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I 0.25 (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. POTIO OT T IIO TO X (0.02). IIT I Q W X Y OTOO O I I T
29 IX (QP) I (0.008) T,, PI IT 0.20 (0.008) 0.05 (0.002) IW Y 3 P IW Y 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) T PTI ÇÇÇ ÉÉÉ T 0.20 (0.008) T 40X TIO 44 P W Y IW P T 0.0 (0.004). IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T, TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I 0.25 (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. POTIO OT T IIO TO X (0.02). T IW P 2 2 IIT I W Y OTOO O I I T 3 7
30 IX I O 64 Z ,, Z TI 0.20 (0.008) Z T Z (0.002) 0.20 (0.008) Z T TI P (0.008) (0.002) T 0.20 (0.008) T T Z Z T ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ 0.20 (0.008) T Z TIO Y 0.0 (0.004) TI W TI X Q. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T, Z TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I 0.25 (0.00 ) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. POTIO OT T IIO TO X (0.04). IIT I P Q W X Y OTOO O I I T
31 IX (icro 8) I 8. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O, POTIO O T. O, POTIO O T OT X 0.5 (0.006) P I. 4. IIO O OT I IT O POTIO. IT O POTIO OT X 0.25 (0.00) P I. PI I TI (0.005) 8 P 0.08 (0.003) T IIT I OTOO O I I T 3 9
32 IX (TQP 52) I TI 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) TI,, (0.008) 0.05 (0.002) 0.20 (0.008) T TI T 0.02 (0.008) TIO 0.0 (0.004) TI T W TI X Q. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T, TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I 0.25 (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. OT OT O T OW I O T OOT. IIT I Q T W X OTOO O I I T
33 IX I 52 4X 4X TIP 0.20 (0.008) 0.20 (0.008) T X X=,, X IW Y IW Y PTI ÉÉÉ ÉÉÉ ÇÇÇ 0.3 (0.005) T TIO OTT 90 OWI T 4X θ2 0.0 (0.004) T TI 4X θ3 IW (0.002) IW W θ Z θ 2 X 0.25 (0.00). IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T, TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I 0.25 (0.00) P I. IIO O I O IT TI T T IIO O OT I POTIO. POTIO OT T WIT TO X 0.46 (0.08). II P TW POTIO T O POTIO 0.07 (0.003). IIT I W Z θ θ 0 0 θ2 2 2 θ OTOO O I I T 3 2
34 IX I O IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO TO T O W O P. 4. IIO O OT I O. XI O 0.25 (0.00). TI 2 42 P 0.25 (0.00) T 42 P 0.25 (0.00) T I IIT IX (IP) I O IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO TO T O W O P. 4. IIO O OT I O. XI O 0.25 (0.00) TI P 0.25 (0.00) T 56 P 0.25 (0.00) T I IIT OTOO O I I T
35 , T IX (TQP 32) I TI (0.008) 0.05 (0.002) 0.20 (0.008) P,, TI (0.008) 0.05 (0.002) 0.20 (0.008) T TI 0.20 (0.008) TIO IW OTT 90 OWI TI T 0.0 (0.004) T TI X T Q. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T, TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I 0.25 (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. OT OT O T OW I O T OOT. IIT I P Q T X OTOO O I I T 3 23
36 T IX (23-Pin ZIP) I 23. IIOI TOI P I Y4.5, OTOI IIO: I. 3. IIO O OT I O O POTIO. 4. IIO O OT I O O POTIO. 5. O O POTIO OT X 0.00 (0.250). 6. IIO O OT I POTIO. OW POTIO (0.076) TOT I X O T IIO T XI TI OITIO. PI P PI 23 23X 0.00 (0.254) T Q Y 23X W TI (0.60) T I IIT P W Y OTOO O I I T
37 T IX (TQP 48) I 48 P 4X (0.008) T Z 9 TI Y ,, Z TI Y 3 24 Z TOP & OTTO 4X (0.008) T Z (0.00) (0.003) TI W X Q T ÇÇÇ ÇÇÇ ÉÉÉ (0.003) T Z TIO. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T,, Z TO TI T T. 5. IIO TO TI T TI. 6. IIO O OT I O POTIO. OW POTIO I (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. POTIO OT T IIO TO X (0.04). 8. II O PT TI (0.0003). 9. XT P O O I OPTIO. IIT I I I P I 0.00 I Q W X OTOO O I I T 3 25
38 2T IX I TI 4. IIOI TOI P I Y4.5, OTOI IIO: I. 3. T OTO OPTIO WITI IIO. 4. IIO TI II OTI O TI IIO O OT I O O T POTIO. O T POTIO OT TO X (0.635) XI (0.254) T OPTIO I IIT X 3.75 X P I I I I P 2T IX (2P) I 0.00 (0.254) T OPTIO TI 6. IIOI TOI P I Y4.5, OTOI IIO: I. 3. T OTO OPTIO WITI IIO. 4. IIO TI II OTI O TI IIO O OT I O O T POTIO. O T POTIO OT TO X (0.635) XI. I IIT P I I I I P 3 26 OTOO O I I T
39 T, T IX (TOP 20) I 0.5 (0.006) T 0.5 (0.006) T 2X /2 PI IT 0.00 (0.004) TI X 0.0 (0.004) T ÍÍÍÍ ÍÍÍÍ TIO TI 0.25 (0.00) TI W. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O, POTIO O T. O O T OT X 0.5 (0.006) P I. 4. IIO O OT I IT O POTIO. IT O POTIO OT X 0.25 (0.00) P I. 5. IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. 6. TI OW O OY. 7. IIO TO TI T T W. IIT I T IX (TOP 6, TOP 6) I O 0.5 (0.006) T 0.5 (0.006) T PI IT. 2X /2 6X 0.0 (0.004) T ÇÇÇ ÇÇÇ ÉÉÉ TIO 0.25 (0.00) TI. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O. POTIO O T. O O T OT X 0.5 (0.006) P I. 4. IIO O OT I IT O POTIO. IT O POTIO OT X 0.25 (0.00) P I. 5. IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. 6. TI OW O OY. 7. IIO TO TI T T W. IIT I (0.004) TI W TI OTOO O I I T 3 27
40 T IX (TOP 4) I O (0.006) T 0.5 (0.006) T 0.0 (0.004) TI 2X /2 PI IT. 4 4X 0.0 (0.004) T (0.00) 7 TI ÇÇÇ ÉÉ TIO TI W IIOI TOI P I Y4.5, OTOI IIO: IIT. 3 IIO O OT I O, POTIO O T. O O T OT X 0.5 (0.006) P I. 4 IIO O OT I IT O POTIO. IT O POTIO OT X 0.25 (0.00) P I. 5 IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. 6 TI OW O OY. 7 IIO TO TI T T W. IIT I OTOO O I I T
41 T IX I O (0.006) T 24X 0.0 (0.004) T 0.5 (0.006) T 2X /2 PI IT IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. IIO O OT I O, POTIO O T. O O T OT X 0.5 (0.006) P I. 4. IIO O OT I IT O POTIO. IT O POTIO OT X 0.25 (0.00) P I. 5. IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. 6. TI OW O OY. 7. IIO TO TI T T W. 0.0 (0.004) TI W IIT I TI ÇÇÇ ÉÉÉ TIO TI 0.25 (0.00) OTOO O I I T 3 29
42 T IX (TOP 8) I O (0.006) T 0.5 (0.006) T 0.0 (0.004) TI PI IT. 2X / x 0.0 (0.004) T TI TI 0.25 (0.00) ÇÇÇ ÉÉ TIO W IIOI TOI P I Y4.5, OTOI IIO: IIT. 3 IIO O OT I O. POTIO O T. O O T OT X 0.5 (0.006) P I. 4 IIO O OT I IT O POTIO. IT O POTIO OT X 0.25 (0.00) P I. 5 IIO O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T IIO T XI TI OITIO. 6 TI OW O OY. 7 IIO TO TI T T W. IIT I IX (I 20) I O e 20 0 Z b 0.3 (0.005) (0.004) IW P TI P Q c IIOI TOI P I Y4.5, OTOI IIO: IIT. 3 IIO O OT I O O POTIO T T PTI I. O O POTIO OT X 0.5 (0.006) P I. 4 TI OW O OY. 5 T WIT IIO (b) O OT I POTIO. OW POTIO 0.08 (0.003) TOT I X O T WIT IIO T XI TI OITIO. OT OT O T OW I O T OOT. II P TW POTIO T TO 0.46 ( 0.08). IIT I b c e Q Z OTOO O I I T
43 T IX (TQP 20) I O X (0.008) T Z 20 6 TI Y 5. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T,, Z TO TI T T. 5. IIO TO TI T T. 6. IIO O OT I O POTIO. OW POTIO I (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. POTIO OT T IIO TO X (0.04). 8. II O PT TI (0.0003). 9. XT P O O I OPTIO. 5 4X (0.008) T Z 0 Z TI IIT I P Q W X TOP & OTTO (0.003) ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ (0.003) T Z TIO,, Z W TI X Q (0.00) TI Y OTOO O I I T 3 3
44 T IX I O X (0.008) T Z 24 9 TI Y. IIOI TOI P I Y4.5, OTOI IIO: IIT. 3. T I OT T OTTO O I OIIT WIT T W T XIT T PTI OY T T OTTO O T PTI I. 4. T,, Z TO TI T T. 5. IIO TO TI T T. 6. IIO O OT I O POTIO. OW POTIO I (0.00) P I. IIO O I O IT TI T T. 7. IIO O OT I POTIO. POTIO OT T IIO TO X (0.04). 8. II O PT TI (0.0003). 9. XT P O O I OPTIO. 6 4X (0.008) T Z 2 Z 8 3 IIT I P Q W X TI,, Z TOP & OTTO (0.003) ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ P TI Y W TI X Q (0.00) (0.003) T Z TIO 3 32 OTOO O I I T
45 IX 22 0 (OT 23) I O IIO I IIT. 2. ITPT IIO TO P Y4.5, T I TI e e 5X 0.0 IIT I I X e 0.95 e IX 23 0 (OT 89) I O 2. IIO I IIT. 2. ITPT IIO TOI P Y4.5, T I TI. e e 0.0 2X 0.0 IIT I I X e.50 e OTOO O I I T 3 33
PRECISION OPERATIONAL AMPLIFIERS
The is a precision, low drift operational amplifier providing the best features of existing T and ipolar op amps. Implementation of super gain transistors allows reduction of input bias currents by an
More informationAmplifiers JFET INPUT OPERATIONAL AMPLIFIERS
These low cost T input operational amplifiers combine two state of the art linear technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched
More informationMC33076P2 DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER
The 33076 operational amplifier employs bipolar technology with innovative high performance concepts for audio and industrial applications. This device uses high frequency PP input transistors to improve
More informationOPERATIONAL AMPLIFIER
The 74 was designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components. o requency ompensation Required hort ircuit
More informationMC1723C VOLTAGE REGULATOR
The 723 is a positive or negative voltage regulator designed to deliver load current to 50 mdc. Output current capability can be increased to several amperes through use of one or more external pass transistors.
More informationRepresentative Schematic Diagram. Standard Application ORDERING INFORMATION DEVICE TYPE/NOMINAL VOLTAGE MOTOROLA ANALOG IC DEVICE DATA
The 7800, eries of positive voltage regulators are inexpensive, easytouse devices suitable for a multitude of applications that require a regulated supply of up to 00 m. ike their higher powered 7800 and
More informationSG3527A PULSE WIDTH MODULATOR CONTROL CIRCUITS
The 3525, 3527 pulse width modulator control circuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on chip +5. reference
More informationTDA1085C UNIVERSAL MOTOR SPEED CONTROLLER
The T085 is a phase angle triac controller having all the necessary functions for universal motor speed control in washing machines. It operates in closed loop configuration and provides two ramp possibilities.
More informationDG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration
G417/418/419 Precision MO Analog witches Features Benefits Applications 1-V Analog ignal Range On-Resistance r (on) : 2 Fast witching Action t ON : 1 ns Ultra Low Power Requirements P :3 nw TTL and MO
More informationIntegrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated
reescale emiconductor Technical Data Integrated ilicon Pressure ensor ltimeter/arometer Pressure ensor On-hip ignal onditioned, Temperature ompensated and alibrated The PX4115 series is designed to sense
More informationLM148 Low Power Quad 741 Operational Amplifier
Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with
More informationSEMICONDUCTOR TECHNICAL DATA VOLTAGE CONTROLLED MULTIVIBRATOR. Not Recommended for New Designs
IONUTOR TNI T The 1658 is a voltage controlled multivibrator which provides appropriate level shifting to produce an output compatible with III and 10,000 logic levels. requency control is accomplished
More informationQuad SPST CMOS Analog Switches
Quad PT MO Analog witches Low On-Resistance: Low Leakage: 8 pa Low Power onsumption:.2 mw Fast witching Action t ON : 1 ns Low harge Injection Q: 1 p G21A/G22 Upgrades TTL/MO-ompatible Logic ingle upply
More informationN-C hannel E nhancement Mode Field E ffect Transistor. T O-251(l-P AK ) (T A=25 C unles s otherwis e noted) 25 C 70 C IDM P D.
amhop Microelectronics C orp. T U/1955NL N-C hannel E nhancement Mode Field E ffect Transistor rp,12 25 ver1.2 P R OUC T UMMR Y V I R (ON) ( m Ω ) Max 55V 55 @ V G = V 8 @ VG = 4.5V F E T UR E uper high
More informationQuad SPST CMOS Analog Switches
Quad PT MO Analog witches ERIPTION The G441/442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The G441 has a normally closed function.
More informationAOZ6115 High Performance, Low R ON, SPST Analog Switch
OZ6115 High Performance, Low R ON, PT nalog witch General Description The OZ6115 is a high performance single-pole single-throw (PT), low power, TTL-compatible bus switch. The OZ6115 can handle analog
More informationMC MC35172 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS.. GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2.1MHz, 2V/µs
MC3372 MC3572 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2MHz, 2/µs SINGLE (OR DUAL) SUPPLY OPERATION FROM +4 TO +44 (±2 TO ±22) WIDE INPUT COMMON MODE
More informationSTS3401. P -C hannel E nhancement Mode MOS FE T. ABS OLUTE MAXIMUM R ATINGS (T A=25 C unless otherwise noted) THE R MAL C HAR AC TE R IS TIC S
T341 P - hannel E nhancement Mode MO FE T P R ODU T UMMR Y V D ID -3V -3 F E T UR E ( m W ) Max R D (ON) 7 @ V = -1V 1 @ V = -4.V uper high dee cell design for low R D (ON ). R ugged and reliable. OT-23
More informationLow-Power, High-Speed CMOS Analog Switches
New Product G1B/3B/5B Low-Power, High-peed MO Analog witches FEATURE BENEFIT APPLIATION 44-V upply Max Rating 15-V Analog ignal Range On-Resistance r (on) : 23 Low Leakage I (on) : pa Fast witching t ON
More information8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface
More informationDG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT
9-728; Rev ; 9/0 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (Ω max) and guaranteed on-resistance flatness over the signal
More informationGeneral Purpose Transistors
General Purpose Transistors PNP Silicon Moisture Sensitivity Level: 1 ESD Rating Human Body Model: >4000 ESD Rating Machine Model: >400 Pb-Free Packages are Available LB856ALT1G Series 3 MAXIMUM RATINGS
More informationCUSTOM MODULES (Commercial / Moisture Resistant / Hermetic)
TO O (ommercial / oisture esistant / ermetic) apabilities: ustomers looking for application specific custom power modules benefit from owerex s years of experience in chip manufacturing and design / engineering.
More informationAOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch
OZ6135 High Performance, Low R ON, 1Ω PDT nalog witch General Description The OZ6135 is a high performance single-pole double-throw (PDT), low power, TTL-compatible bus switch. The OZ6135 can handle analog
More informationS6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD
6B006 0 H EGENT / OON RIVER FOR OT ATRIX L June. 000. Ver. 0.0 ontents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by
More informationAOZ Ω Low-Voltage Dual-DPDT Analog Switch
0.3Ω Low-Voltage Dual-DPDT nalog witch General Description The OZ6274 is a dual Double-Pole, Double-Throw (DPDT) analog switch that is designed to operate from a single 1.65V to 4.3V supply. The OZ6274
More informationAOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236
0.35 Ω Low-Voltage Dual PDT nalog witch General Description The OZ6236 is a 0.35 Ω low-voltage Dual ingle Pole Double Throw (PDT) analog switch. The OZ6236 operates from a single 1.65 V to 4.3 V supply.
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More informationSA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD
A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can
More informationPrecision CMOS Analog Switches
Precision MO Analog witches G417, G418, G419 ERIPTION The G417, G418, G419 monolithic MO analog switches were designed to provide high performance switching of analog signals. ombining low power, low leakages,
More informationImproved, Dual, High-Speed Analog Switches
-477; Rev ; 6/ Improved, ual, High-peed Analog witches General escription Maxim's redesigned G4// analog switches now feature guaranteed low on-resistance matching between switches (Ω max) and guaranteed
More information8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN743 8-Input NN ate The IN743 is high-speed Si-gate MOS device and is compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface to MOS,
More informationFeatures Lead free as standard RoHS compliant* Leadless Low stored charge
*RoHS OMPLINT 6 Features Lead free as standard RoHS compliant* Leadless Low stored charge pplications ellular phones Ps esktop Ps and notebooks igital cameras MP3 players 85-xxxx products are currently
More informationTop View Bottom View Internal Schematic (Top View)
W P M3415FY4Q P-H HM M MF Product ummary B) -16 ) max 39mΩ @ = -4.5 52mΩ @ = -2.5 65mΩ @ = -1.8 escription and pplications max = +25-2.5-2.1-1.8 his MF is designed to minimize the on-state resistance ))
More informationLow Drift, Low Power Instrumentation Amplifier AD621
a FEATURES EASY TO USE Pin-Strappable Gains of 0 and 00 All Errors Specified for Total System Performance Higher Performance than Discrete In Amp Designs Available in -Lead DIP and SOIC Low Power,.3 ma
More informationPS391/PS392/PS393. Precision, Quad, SPST, Analog Switches. Description
PS39/PS39/PS393 379379379379379379379379379379379379379 Precision, Quad, SPST, Analog Switches Features Low On-Resistance, ohms typ) Minimizes Disttion and Err oltages On-Resistance Match Between hannels,
More informationMMBT3904-G (NPN) General Purpose Transistor. RoHS Device. Features. Maximum Ratings (at TA=25 C unless otherwise noted) Thermal Characteristics SOT-23
MMBT904-G (NPN) RoHS Device Features -Epitaxial planar die construction -s complementary type, the PNP transistor MMBT904-G is recommended 0.0 (.) 0.047 (.0) SOT- 0.0 (.04) 0. (.80) 0.080 (.04) 0.070 (.78)
More informationL4970A 10A SWITCHING REGULATOR
L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE
More informationSGM nA, Single Rail-to-Rail I/O Operational Amplifier
GENERAL DESCRIPTION The SGM8041 is guaranteed to operate with a single supply voltage as low as 1.4V, while drawing less than 710nA (TYP) of quiescent current. This device is also designed to support rail-to-rail
More informationIN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT
9-4728; Rev 7; 9/08 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (3Ω max) and guaranteed on-resistance flatness over the
More informationQuad SPST CMOS Analog Switches
G441, G442 Quad PT MO Analog witches ERIPTION The G441, G442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The G441 has a normally
More informationCD54/74HC30, CD54/74HCT30
/70, /7T0 ata sheet acquired from arris Semiconductor SS ugust 997 - Revised September 00 igh Speed MOS Logic -Input NN ate [ /Title ( 0, 7 0, 7 T0) /Subject (igh Speed MOS Logic - eatures uffered Inputs
More informationSTM8309. Dual Enhancement Mode Field Effect Transistor ( N and P Channel) ABSOLUTE MAXIMUM RATINGS (TA=25 C unless otherwise noted)
SamHop Microelectronics Corp. STM39 Green Product Oct.3, 26 Dual Enhancement Mode Field Effect Traistor ( N and P Channel) PRODUCT SUMMRY (N-Channel) PRODUCT SUMMRY (P-Channel) VDSS ID RDS(ON) ( mω ) Max
More informationEV Series 1.5 Amp Sensitive SCRs. Description. Features. Surge capability > 15Amps Blocking voltage (V DRM / V RRM.
Sx02xS Series RoHS Description New mp sensitive gate SR series offers high static dv/dt with low turn off time (tq) through small die planar construction design. ll SR s junctions are glasspassivated to
More information1 pc Charge Injection, 100 pa Leakage, CMOS 5 V/+5 V/+3 V Quad SPST Switches ADG611/ADG612/ADG613
a FEATURE 1 pc Charge Injection 2.7 V to 5.5 V ual upply +2.7 V to +5.5 V ingle upply Automotive Temperature Range 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 On-Resistance Rail-to-Rail witching
More informationML ML Digital to Analog Converters with Serial Interface
OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS
More information74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)
74UPG9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8 V to.6 V V Supply Operation.6 V Over-Voltage Tolerant I/Os at V from 0.8V to.6 V Extremely High Speed
More information200 kpa On-Chip Temperature. Compensated Silicon Pressure Sensors. MPX2200 Series. Pressure. Application Examples. Features. MPX2200 Rev 13, 10/2008
Pressure Rev 13, 10/2008 200 kpa On-Chip Temperature + Compensated ilicon Pressure The series devices are silicon piezoresistive pressure sensor providing a highly accurate and linear voltage output directly
More informationLow Capacitance, Low Charge Injection, ±15 V/+12 V icmos Quad SPST Switches ADG1212-EP
Enhanced Product Low Capacitance, Low Charge Injection, ±15 V/+12 V icmo Quad PT witches FEATURE 1 pf off capacitance 2.6 pf on capacitance
More informationCD74HC221, CD74HCT221
November 997 SEMIONDUTO D74H22, D74HT22 High Speed MOS Logic Dual Monostable Multivibrator with eset Features Description Overriding ESET Terminates Output Pulse Triggering from the Leading or Trailing
More informationIGBT Designer s Manual
IGBT Designer s Manual Data Sheets The IGBT devices listed in this Designer s Manual represent International Rectifier s IGBT line as of August, 994. The data presented in this manual supersedes all previous
More informationCharacteristic Symbol Value Units V GSS
NEW PROUCT Features Low On-Resistance: R S(ON) Low Gate Threshold Voltage Low Input Capacitance Fast Switching Speed Low Input/Output Leakage Complementary Pair lso vailable in Lead Free Version Mechanical
More informationLow-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches
19-0439; Rev 1; 3/96 ow-ost, ow-voltage, Quad, SPST, General escription The 4066/4066 quad, SPST, MOS analog switches are designed to provide superior performance over the industry-standard devices. These
More information8-Ch/Dual 4-Ch High-Performance CMOS Analog Multiplexers
8-Ch/ual 4-Ch High-Performance CMOS Analog Multiplexers Low On-Resistance r S(on) : Low Charge Injection Q: pc Fast Transition Time t TRANS : 6 ns Low Power I SUPPLY : A Single Supply Capability 44-V Supply
More informationKHB9D5N20P1/F1/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description
SIUTR TI T 952P1/1/2 S I T TRSISTR eneral escription 952P1 This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.
More informationTL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES
TL0, TL0, TL0, TL0 P-MO NLOG WITCHE L0 D, JUNE 9 REVIED OCTOBER 9 witch ± 0-V nalog ignals TTL Logic Capability -to 0-V upply Ranges Low (00 Ω) On-tate Resistance High (0 Ω) Off-tate Resistance -Pin Functions
More informationMC MC MC MC145408
SEIOUTO TEHIAL ATA Order this document by 0/ EIA E and ITT. These devices are silicon gate OS Is that combine both the transmitter and receiver to fulfill the electrical specifications of EIA Standard
More informationBOLUTE MXIMUM TING These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the ope
P0. Buck/Boost/Inverting DCDC ing egulator FETUE upply oltage: Current Limiting Output Current to. djustable Output oltage Operation frequency up to 0KHz Low Quiescent Current Precision % eference vailable
More informationLC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409
a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS
More informationNeotec Semiconductor Ltd. 新德科技股份有限公司
rystalfontz Neotec emiconductor Ltd. L river INTROUTION The is a L driver LI that is fabricated by low power MO high voltage process technology. In segment drive mode, it can be interfaced in -bit serial
More informationPH5504A2NA1. Ambient Light Sensor DESCRIPTION FEATURES APPLICATIONS. R08DS0067EJ0100 Rev.1.00 Nov 05, 2012 DISCONTINUED
Ambient Light Sensor DESCRIPTION Data Sheet The is an ambient light sensor with a photo diode and current amplifier. This product has spectral characteristics close to human eye sensitivity and outputs
More information1.5A Buck/Boost/Inverting DC-DC Switching Regulator
P0. Buck/Boost/Inverting DCDC ing egulator FETUE upply oltage: Current Limiting Output Current to. djustable Output oltage Operation frequency up to 0KHz Low Quiescent Current Precision % eference vailable
More informationKHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description
SIUTR TI T 26P//2 S I T TRSISTR eneral escription 26P This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.
More informationSGM nA, Non-Unity Gain, Dual Rail-to-Rail Input/Output Operational Amplifier
PRODUCT DESCRIPTION The SGM8046 operates with a single supply voltage as low as 1.4V, while drawing less than 670nA (TYP) of quiescent current per amplifier. This device is also designed to support rail-to-rail
More informationDMN2400UFB4. Features. Mechanical Data. Ordering Information (Note 4) 20V N-CHANNEL ENHANCEMENT MODE MOSFET DMN2400UFB4
2V N-HNNL NHMN MO MOF Features Mechanical ata Low On-esistance Low ate hreshold Voltage Low nput apacitance Fast witching peed Low nput/output Leakage ltra-mall urface Mount Package ltra-low Package Profile,.4mm
More informationDC-DC Converter Control Circuits
MC0A OUTPUT WITCH CUENT IN EXCE OF.A % EFEENCE ACCUACY LOW UIECENT CUENT:.mA(TYP.) OPEATING FOM TO 0 EUENCY OPEATION TO 00KHz ACTIE CUENT LIMITING DECIPTION The MC0A series is a monolithic control circuit
More informationMM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
More information74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)
74UP1G9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8V to.v V Supply Operation.V Over-Voltage Tolerant I/Os at V from 0.8V to.v Extremely High Speed tpd
More informationQuad SPST CMOS Analog Switches
G441, G442 Quad PT MO Analog witches ERIPTION The G441, G442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The G441 has a normally
More informationSGM nA, Dual Rail-to-Rail I/O Operational Amplifier
SGM842 67nA, Dual Rail-to-Rail I/O GENERAL DESCRIPTION The SGM842 is guaranteed to operate with a single supply voltage as low as 1.4V, while drawing less than 67nA (TYP) of quiescent current per amplifier.
More informationImproved, SPST/SPDT Analog Switches
9-0; Rev 2; 2/96 Improved, PT/PT nalog witches General escription Maxim s redesigned G7/G/G9 precision, CMO, monolithic analog switches now feature guaranteed on-resistance matching (3Ω max) between switches
More informationSGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch
GENERAL DECRIPTION The GM7227 is a high-speed, low-power double-pole/ double-throw (DPDT) analog switch that operates from a single 1.8V to 4.3V power supply. GM7227 is designed for the switching of high-speed
More informationDual 4-Input AND Gate
TENIAL DATA Dual 4-Input AND ate The is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND function. Outputs Directly Interface
More informationFEATURES FUNCTIONAL BLOCK DIAGRAM
TECHNICAL DATA DC-TO-DC CONVETE CONTOL CICUIT IL0A The IL0A is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature
More informationOctal D-type transparent latch; 3-state
Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented
More informationNPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.
Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2
More informationOp Amp Packaging. Op Amps. JFET Application Current Source
JET pplication Current Source Op mps, 5 Imperfections Op amp applications Household application: battery charger (car, laptop, mp players) Differential amplifier current source amp waeform generator High
More informationTC74HC4051AP,TC74HC4051AF,TC74HC4051AFT TC74HC4052AP,TC74HC4052AF,TC74HC4052AFT TC74HC4053AP,TC74HC4053AF,TC74HC4053AFN,TC74HC4053AFT
T4H40,40P/F/FT,40P/F/FN/FT TOSHI MOS Digital Integrated ircuit Silicon Monolithic T4H40P,T4H40F,T4H40FT T4H40P,T4H40F,T4H40FT T4H40P,T4H40F,T4H40FN,T4H40FT T4H40P/F/FT 8-hannel nalog Multiplexer/Demulitiplexer
More informationCharacteristic Symbol Value Unit Output Current I out 150 ma
LBNB ma LOAD SWITH FEATURING OMPLEMENTARY BIPOLAR TRANSISTORS NEW PRODUT General Description LMNB is best suited for applications where the load needs to be turned on and off using control circuits like
More informationPI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram.
PI53158 OINY M Low Voltage Dual PD n a log witch Features CMO echnology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail ignal Range Control Input Overvoltage
More informationI D max T A = +25 C (Note 6)
YM M27MQ 2 MPMY PI HM M MF Product ummary evice B ) max I max = +25 ote 6) Q1 2 Ω @ = 4.5 1.34.5Ω @ = 2.5 1.65 Q2-2.7Ω @ = -4.5-1.14.9Ω @ = -2.5 -.94 escription and pplications his MF has been designed
More informationSymbol Parameter Test Conditions Value Unit Sxx15L T C. = 90 C 15 RMS on-state current Sxx16R = 90 C 9.5 I T(AV) Sxx16R
Sxx15x & Sxx16x Series RoHS Description Excellent unidirectional switches for phase control applications such as heating and motor speed controls. Standard phase control SRs are triggered with few milliamperes
More informationHigh Performance Silicon Gate CMOS
SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output
More informationLow Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A
a FEATURE Bandwidth >4 MHz Low Insertion Loss and On Resistance: 2.2 Typical On-Resistance Flatness.3 Typical ingle 3 V/5 upply Operation Very Low istortion:
More informationSGM nA, Non-Unity Gain, Quad Rail-to-Rail Input/Output Operational Amplifier
PRODUCT DESCRIPTION The SGM8048 operates with a single supply voltage as low as 1.4V, while drawing less than 690nA (TYP) of quiescent current per amplifier. This device is also designed to support rail-to-rail
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationData Sheet. HDSP-B0xE 18:88 and 88: " Four Digit GaP HER Seven Segment Display. Description. Features
HSP-x 18:88 and 88:88." our igit ap HR Seven Segment isplay ata Sheet escription The 18:88 and 88:88." our igit Seven Segment isplays have surface painted in neutral gray for enhanced on/off contrast.
More informationUNISONIC TECHNOLOGIES CO., LTD TDA7269
UNISONIC TECHNOLOGIES CO., LTD TDA7269 14W+14W STEREO AMPLIFIER WITH MUTE & STAND-BY DESCRIPTION The UTC TDA7269 is a stereo 14+14W class AB Dual Audio Power amplifier with mute and ST-BY control. This
More informationNL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.
Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed
More information5-V Low Drop Voltage Regulator TLE 4263
5- Low Drop oltage Regulator TLE 4263 Features Output voltage tolerance ±2% 2 ma output current capability Low-drop voltage ery low standby current consumption Overtemperature protection Reverse polarity
More informationI2 C Compatible Digital Potentiometers AD5241/AD5242
a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into
More informationFEATURES 004 DC VOLTAGE RATING AT + 85 C S CASE CODE
195 ishay prague olid Tantalum hip apacitors TNTMOUNT onformal oated TU Qualified, 3001/00/00 - T2 mm, 12mm Tape Packaging to I-1-1 reeling per I 2-3. 7 (17mm) standard 13 (0mm) available U and uropean
More informationonlinecomponents.com
a FEATURES +.8 V to +. ingle Supply 2. V ual Supply 2. ON Resistance. ON Resistance Flatness pa Leakage Currents 4 ns Switching Times Single 6-to- Multiplexer AG76 ifferential 8-to- Multiplexer AG77 28-Lead
More informationON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC
9-88; Rev ; /7 25Ω SPST Analog Switches in SOT23-6 General Description The are dual-supply single-pole/single-throw (SPST) switches. On-resistance is 25Ω max and flat (2Ω max) over the specified signal
More informationIRF7805. HEXFET Chip-Set for DC-DC Converters. Absolute Maximum Ratings. Thermal Resistance. 1 PD 91746E SO-8.
P 9746E HEXFET Chip-et for C-C Converters N Channel pplication pecific MOFETs Ideal for Mobile C-C Converters Low Conduction Losses Low witching Losses 2 8 7 escription This new device employs advanced
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More informationCMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A
a FEATURES +.8 V to +. ingle Supply. V ual Supply. ON Resistance. ON Resistance Flatness pa Leakage Currents ns Switching Times Single -to- Multiplexer AG ifferential 8-to- Multiplexer AG 8-Lead TSSOP
More informationSCHEMATIC SYMBOLS AMP METER MASTER RESCUE ASSISTANCE INTERCOM SYSTEM STATION CIRCUIT BREAKER CIRCUIT BREAKER (GFI) GFI CONTACT (N.C.) CONTACT (N.O.
YO & VITIO I YO ITO (I) OTO OO O TTO O IT TTO O OTO T TTO I T IT ITO YT TTIO O I IT TTIO OTOIZ OTO OTT Y O TTO O TTO (T) T TTO I 000 TI YO T IIT IIT (I) OTT (..) OTT (.O.) OTT (OT,..) OTT (OT,.O.) IOT
More informationTC ma, Tiny CMOS LDO With Shutdown. General Description. Features. Applications. Package Types SOT-23 SC-70
1 ma, Tiny CMOS LDO With Shutdown Features Space-saving -Pin SC-7 and SOT-23 Packages Extremely Low Operating Current for Longer Battery Life: 3 µa (typ.) Very Low Dropout Voltage Rated 1 ma Output Current
More information