ML ML Digital to Analog Converters with Serial Interface
|
|
- Oswin Barrett
- 5 years ago
- Views:
Transcription
1 OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS microprocessors and microcomputers. The L contains six static D/A converters; the L contains four converters. Due to a unique feature of these DAs, the user is permitted easy scaling of the analog outputs of a system. Over a to V supply range, these DAs maybe directly interfaced to OS PUs operating at V. P DIP = VP PLASTI DIP ASE 707 Direct R R Network Outputs uffered Emitter ollower Outputs Serial Data Input Digital Data Output acilitates ascading Direct Interface to OS µp Wide Operating Voltage Range:. to V Wide Operating Temperature Range: TA = 0 to Software Information is ontained in Document 6HR/AD 0 SO 0W = -6P SOG PAAGE ASE 7D LO DIAGRA Q OUT R OUT Qn Rn OUT OUT 6 P DIP = P PLASTI DIP ASE 66 SO 6W = -P SOG PAAGE ASE 7G R R R R R R R R R R R R HEX UER (INVERTING) ROSS REERENE/ORDERING INORATION PAAGE OTOROLA LANSDALE P DIP P LVP SO 0W DW L-6P P DIP P LP SO 6W DW L-P Note: Lansdale lead free (Pb) product, as it becomes available, will be identified by a part number prefix change from L to LE. HEX LATH L * D Q D 6 IT SHIT REGISTER * Transparent Latch Page of
2 L, L PIN ASSIGNENTS LVP L-6P 0 Q Out 7 Q Out 9 R Out 3 6 R6 Out R Out 3 R6 Out Q Out Q6 Out Q Out 7 Q6 Out R Out R Out R Out 6 R Out Q3 Out 6 3 Q Out Q3 Out 6 Q Out R3 Out 7 R Out R3 Out 7 R Out Q Out 3 Q Out 9 L 9 L N N LP L-P 6 Q Out 3 Q Out R Out 3 R Out R Out 3 R Out Q Out Q Out Q Out 3 Q Out R Out R3 Out R Out R3 Out 6 9 Q3 Out 6 Q3 Out 7 L 7 L N 9 N N = NO ONNETION Page of
3 L, L AXIU RATINGS* (Voltages referenced to ) Parameter Symbol Value Unit D Supply Voltage 0. to + V Input Voltage, All Inputs Vin 0. to + 0. V D Input urrent, per Pin I ± ma Power Dissipation (Per Output) TA = 70, TA =, Power Dissipation (Per Package) TA = 70, TA =, POH PD mw mw This device contains protection circuitry to guard against damage due to high static voltages or electric fields; however, it is advised that precautions be taken to avoid application of voltage higher than maximum rated voltages to this high impedance circuit. or proper operation it is recommended that Vin and Vout be constrained to the range (Vin or Vout). Unused inputs must always be tied to an appropriate logic voltage level (e.g., either or ). Storage Temperature Range Tstg 6 to + 0 * aximum Ratings are those values beyond which damage to the device may occur. ELETRIAL HARATERISTIS (Voltages referenced to, TA = 0 to unless otherwise indicated) Symbol Parameter Test onditions in ax Unit VIH High Level Input Voltage (,, L) VIL Low Level Input Voltage (,, L) IOH High Level Output urrent () Vout = 0. V 00 µa IOL Low Level Output urrent () Vout = 0. V 00 µa IDD Quiescent Supply urrent L L Iout = 0 µa Iin Input Leakage urrent (,, L) Vin = or 0 V ± µa Vnonl Nonlinearity Voltage (Rn Out) See igure Vstep Step Size (Rn Out) See igure Voffset Offset Voltage from = $00, See igure LS IE Emitter Leakage urrent VRn Out = 0 V µa he D urrent Gain IE = 0. to.0 ma TA = V V ma mv mv 0 VE ase to Emitter Voltage Drop IE =.0 ma V Page 3 of
4 L, L SWITHING HARATERISTIS (Voltages referenced to, TA = 0 to, L = 0 p, Input tr = tf = 0 ns unless otherwise indicated) Symbol Parameter in ax Unit twh Positive Pule Width, L (igures 3 and ) twl Negative Pulse Width, L (igure 3 and ) tsu Setup Time, to L (igures 3 and ) tsu Setup Time, to L (igures 3 and ) th Hold Time, L to (igures 3 and ) th Hold Time, L to (igures 3 and ) tr, tf Input Rise and all Times in Input apacitance 7. p ns O UTPUT Rn Out, % (V D D V S S ) $00 Voffset IDEAL $0 3 $ Vnonl PROGRA STEP 7 $ LINEARITY ERROR (integral linearity). A measure of how straight a device s transfer function is, it indicates the worst case deviation of linearity of the actual transfer function from the best fit straight line. It is normally specified in parts of an LS. igure. D/A Transfer unction ATUAL 63 $3 Page of
5 L, L VRn OUT STEP SIZE Step Size = ± (or any adjacent pair of digital numbers) DIGITAL NUER igure. Definition of Step Size 0% tsu th L 0% N twh twl D D DN tsu th igure 3. Serial Input, Positive lock tsu th L N twl twh D D DN tsu th igure. Serial Input, Negative lock Page of
6 L, L INPUTS Data Input PIN DESRIPTIONS Six bit words are entered serially, S first, into digital data input,. Six words are loaded into the L during each D/A cycle; four words are loaded into the L. The last 6 bit word shifted in determines the output level of pins Q Out and R Out. The next to last 6 bit word affects pins Q Out and R Out, etc. Negative Logic Enable The pin must be low (active) during the serial load. On the low to high transition of, data contained in the shift register is loaded into the latch. L Shift Register lock Data is shifted into the register on the high to low transition of L. L is fed into the D input of a transparent latch, which is used for inhibiting the clocking of the shift register when is high. The number of clock cycles required for the L is usually 36. The L usually uses cycles. SeeTable for additional information. OUTPUTS Data Output The digital data output is primarily used for cascading the DAs and may be fed into of the next stage. R Out through Rn Out Resistor Network Outputs These are the R R resistor network outputs. These outputs may be fed to high impedance input ET op amps to bypass the on chip bipolar transistors. The R value of the resistor network ranges from 7 to kω. Q Out through Qn Out NPN Transistor Outputs uffered DA outputs utilize an emitter follower configuration for current gain, thereby allowing interface to low impedance circuits. SUPPLY PINS Negative Supply Voltage This pin is usually ground. Positive Supply Voltage The voltage applied to this pin is used to scale the analog output swing from. to V p p. Table. Number of hannels vs locks Required Number of hannels Required Number of lock ycles Outputs Used on L Outputs Used on L 6 Q/R Q/R Q/R, Q/R Q/R, Q/R 3 Q/R, Q/R, Q3/R3 Q/R, Q/R, Q3/R3 Q/R, Q/R, Q3/R3, Q/R Q/R, Q/R, Q3/R3, Q/R 30 Q/R, Q/R, Q3/R3, Q/R, Q/R Not Applicable 6 36 Q/R, Q/R, Q3/R3, Q/R, Q/R, Q6/R6 Not Applicable Page 6 of
7 L, L OUTLINE DIENSIONS P DIP = VP (LVP) PLASTI DIP ASE NOTES:. POSITIONAL TOLERANE O LEADS (D), SHALL E WITHIN 0. (0.0) AT AXIU ATERIAL ONDITION, IN RELATION TO SEATING PLANE AND EAH OTHER.. DIENSION L TO ENTER O LEADS WHEN ORED PARALLEL. 3. DIENSION DOES NOT INLUDE OLD LASH. H G A D N SEATING PLANE L DI A D G H L N ILLIETERS IN AX S S INHES IN AX S S A X P 0.0 (0.) SO 0W = -6P (L-6P) SOG PAAGE ASE 7D 0 NOTES:. DIENSIONING AND TOLERANING PER ANSI Y., 9.. ONTROLLING DIENSION: ILLIETER. 3. DIENSIONS A AND DO NOT INLUDE OLD PROTRUSION.. AXIU OLD PROTRUSION 0.0 (0.006) PER SIDE.. DIENSION D DOES NOT INLUDE DAAR PROTRUSION. ALLOWALE DAAR PROTRUSION SHALL E 0.3 (0.00) TOTAL IN EXESS O D DIENSION AT AXIU ATERIAL ONDITION. 0X D 0.0 (0.) T A S S X G T SEATING PLANE R X ILLIETERS INHES DI IN AX IN AX A D G.7 S 0.00 S P R Page 7 of
8 L, L 7 A H G D N SEATING PLANE OUTLINE DIENSIONS P DIP = P (LP) PLASTI DIP ASE L NOTES:. LEADS WITHIN 0.3 (0.00) RADIUS O TRUE POSITION AT SEATING PLANE AT AXIU ATERIAL ONDITION.. DIENSION L TO ENTER O LEADS WHEN ORED PARALLEL. 3. DIENSION DOES NOT INLUDE OLD LASH.. ROUNDED ORNERS OPTIONAL. INHES ILLIETERS DI IN AX IN AX A D G 0.0 S. S H L S 7.6 S 0 0 N A 6 9 6X D X G 0.0 (0.) T A S S X P T SEATING PLANE 0.0 (0.) SO 6W = -P (L-P) SOG PAAGE ASE 7G 0 R X NOTES:. DIENSIONING AND TOLERANING PER ANSI Y., 9.. ONTROLLING DIENSION: ILLIETER. 3. DIENSIONS A AND DO NOT INLUDE OLD PROTRUSION.. AXIU OLD PROTRUSION 0. (0.006) PER SIDE.. DIENSION D DOES NOT INLUDE DAAR PROTRUSION. ALLOWALE DAAR PROTRUSION SHALL E 0.3 (0.00) TOTAL IN EXESS O D DIENSION AT AXIU ATERIAL ONDITION. ILLIETERS INHES DI IN AX IN AX A D G.7 S 0.00 S P R Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Typical parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by the customer s technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc. Page of
High Performance Silicon Gate CMOS
SEIONDUTOR TEHNIAL DATA High Performance Silicon Gate OS The 5/7H32A is identical in pinout to the LS32. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible
More informationSEMICONDUCTOR TECHNICAL DATA
SEMIONDUTOR TEHNIAL DATA The M4532B is cotructed with complementary MOS (MOS) enhancement mode devices. The primary function of a priority encoder is to provide a binary address for the active input with
More informationHigh Performance Silicon Gate CMOS
SEIONDUTOR TEHNIAL DATA HighPerformance Siliconate OS The H is identical in pinout to the LS. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with
More informationTriple 3-Input NOR Gate
TENIAL DATA IN4T2A Triple 3-Input NOR ate The IN4T2A is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Triple 3-input NOR function. Outputs
More informationDual 4-Input AND Gate
TENIAL DATA Dual 4-Input AND ate The is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND function. Outputs Directly Interface
More informationSEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICAL DATA The is a COS look ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look ahead across
More informationML GHz Super Low Power Dual Modulus Prescaler
Legacy evice: Motorola M2052 ML2052. GHz Super Low Power ual Modulus Prescaler MEL PLL OMPONENTS 64/65, 28/29 UL MOULUS PRESLER SEMIONUTOR TEHNIL T The ML2052 is a super low power dual modulus prescaler
More informationOctal 3-State Noninverting Transparent Latch
TECNICAL DATA IN74CT373A Octal 3-State Noninverting Transparent Latch The IN74CT373A may be used as a level converter for interfacing TTL or NMOS outputs to igh-speed CMOS inputs. The IN74CT373A is identical
More information8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS
TECNICAL DATA 8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SIFT RESISTER igh-performance Silicon-ate CMOS The may be used as a level converter for interfacing TTL or NMOS outputs to high-speed CMOS inputs. The is
More informationHigh Performance Silicon Gate CMOS
SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output
More information3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
More informationDual 4-Input AND Gate
TENIAL DATA IN42A Dual 4-Input AND ate The IN42A is high-speed Si-gate MOS device and is pin compatible with pullup resistors with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More information5.0 V 256 K 16 CMOS SRAM
February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20
More informationSEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICL DT The C7 is a static clocked serial shift register whose length may be programmed to be any number of bits between and. The number of bits selected is equal to the sum of the subscripts
More informationApril 2004 AS7C3256A
pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
More informationDual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
More informationFACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC113/T113 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More informationFACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC112/T112 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation
More information8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More informationMM74HC164 8-Bit Serial-in/Parallel-out Shift Register
8-Bit Serial-in/Parallel-out Shift Register General Description Ordering Code: September 1983 Revised February 1999 The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity
More informationSEMICONDUCTOR TECHNICAL DATA
SEIONDUTOR TEHNIL DT The decoder is constructed so that an 8421 D code on the four inputs provides a decimal (one of ten) decoded output, while a 3 bit binary input provides a decoded octal (one of eight)
More informationProgrammable Timer High-Performance Silicon-Gate CMOS
TECNICAL DATA Programmable Timer igh-performance Silicon-ate CMOS The IW1B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors
More informationPrecision, Quad, SPST Analog Switches
9-8; Rev ; 9/ Precision, Quad, SPST Analog Switches General Description The are precision, quad, single-pole single-throw (SPST) analog switches. The MAX364 has four normally closed (N), and the MAX365
More informationQuad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74CT157A Quad 2-Input Data Selectors/Multiplexer igh-performance Silicon-ate CMOS The IN74CT157A is identical in pinout to the LS/ALS157. This device may be used as a level converter for
More informationSN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES
SN4H29, SN4H29 8-BIT ARESSABLE LATHES 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel onversion With Storage Asynchronous Parallel lear Active-High ecoder Enable Input Simplifies Expansion
More informationBCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA
TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More informationSN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997
ontain Eight Flip-Flops With Single-ail Outputs Direct lear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Options
More informationDATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationNTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder
NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder Description: The NTE4514B (output active high option) and NTE4515B (output active low option) are two output options of a 4
More informationOctal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More informationPresettable Counters High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC1A Presettable Counters High-Performance Silicon-Gate CMOS The IN74HC1A is identical in pinout to the LS/ALS1. The device inputs are compatible with standard CMOS outputs; with pullup
More informationCharacteristic Symbol Value Unit Output Current I out 150 ma
LBNB ma LOAD SWITH FEATURING OMPLEMENTARY BIPOLAR TRANSISTORS NEW PRODUT General Description LMNB is best suited for applications where the load needs to be turned on and off using control circuits like
More informationOctal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS
TECNICAL DATA Octal 3-State Noninverting Buffer/Line Driver/Line Receiver igh-performance Silicon-ate CMOS IN74CT244A The IN74CT244A is identical in pinout to the LS/ALS244. The device may be used as a
More informationON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC
9-88; Rev ; /7 25Ω SPST Analog Switches in SOT23-6 General Description The are dual-supply single-pole/single-throw (SPST) switches. On-resistance is 25Ω max and flat (2Ω max) over the specified signal
More informationMC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates
C070B, C077B COS SSI Quad Exclusive OR and NOR Gates The C070B quad exclusive OR gate and the C077B quad exclusive NOR gate are constructed with OS Pchannel and Nchannel enhancement mode devices in a single
More informationIN74HC05A Hex Inverter with Open-Drain Outputs
TECNICL DT IN74C05 ex Inverter with Open-Drain Outputs The IN74C05 is identical in pinout to the LS/LS05. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible
More informationWith LSTTL Compatible Inputs High Performance Silicon Gate CMOS
SEIONDUTOR TEHNI DT With STT ompatible Inputs High Performance Silicon Gate OS The 74HT04 may be used as a level converter for interfacing TT or NOS outputs to High Speed OS inputs. The HT04 is identical
More information5 V 64K X 16 CMOS SRAM
September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address
More informationIN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register
TECHNICAL DATA IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register High-Performance Silicon-Gate CMOS The IN74HC164 is identical in pinout to the LS/ALS164. The device inputs are compatible with
More informationNTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register
NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package
More information74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More information4-PIN PHOTOTRANSISTOR OPTOCOUPLERS
PACKAGE HAA84 SCHEMATIC 4 COLLECTOR 4 2 3 EMITTER DESCRIPTION The HAA84 Series consists of two gallium arsenide infrared emitting diodes, connected in inverse parallel, driving a single silicon phototransistor
More informationLow Voltage 2-1 Mux, Level Translator ADG3232
Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection
More informationTC74HC4051AP,TC74HC4051AF,TC74HC4051AFT TC74HC4052AP,TC74HC4052AF,TC74HC4052AFT TC74HC4053AP,TC74HC4053AF,TC74HC4053AFN,TC74HC4053AFT
T4H40,40P/F/FT,40P/F/FN/FT TOSHI MOS Digital Integrated ircuit Silicon Monolithic T4H40P,T4H40F,T4H40FT T4H40P,T4H40F,T4H40FT T4H40P,T4H40F,T4H40FN,T4H40FT T4H40P/F/FT 8-hannel nalog Multiplexer/Demulitiplexer
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
More informationTC4066BP,TC4066BF,TC4066BFN,TC4066BFT
TOSHIBA MOS Digital Integrated ircuit Silicon Monolithic T466BP/BF/BFN/BFT T466BP,T466BF,T466BFN,T466BFT T466B Quad Bilateral Switch T466B contains four independent circuits of bidirectional switches.
More informationMC1403, B. Low Voltage Reference PRECISION LOW VOLTAGE REFERENCE
Low Voltage Reference A precision bandgap voltage reference designed for critical instrumentation and D/A converter applications. This unit is designed to work with D/A converters, up to bits in accuracy,
More informationSN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION
Quad 3 State Buffers V CC E D O E D O 4 3 2 0 9 8 LOW POWER SCHOTTKY 2 3 4 5 6 E D O E D O LS25A GND V CC E D O E D O 4 3 2 0 9 8 4 PLASTIC N SUFFIX CASE 646 LS25A INPUTS 2 3 4 5 6 E D O E LS26A D O GND
More informationOctal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C33A Octal 3-State Inverting Traparent Latch igh-performance Silicon-ate CMOS The IN74C33A is identical in pinout to the LS/ALS33. The device inputs are compatible with standard CMOS
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More informationCD4021BC 8-Stage Static Shift Register
8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.
More informationPresettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY SEPTEMBER 2005 FEATURES High-speed access time: 8, 10, and 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
More information4-PIN PHOTOTRANSISTOR OPTOCOUPLERS
PACKAGE HAA84 SCHEMATIC 4 COLLECTOR 4 2 3 EMITTER DESCRIPTION The HAA84 Series consists of two gallium arsenide infrared emitting diodes, connected in inverse parallel, driving a single silicon phototransistor
More informationDual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00
TECHNICAL DATA IW027B Dual JK Flip-Flop The IW027B is a Dual JK Flip-Flop which is edge-triggered and features independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and traferred
More information74LV373 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts
More informationLV5217GP. Specifications. Bi-CMOS IC 3ch LED Driver. Absolute Maximum Ratings at Ta = 25 C. Ordering number : ENA0833A.
Ordering number : ENA0833A LV5217GP Bi-CMOS IC 3ch LED Driver Overview This LV5217GP is 3-channel LED driver for cell phones. Each LED driver current can be adjusted by I2C bus. LV5217GP can perform various
More informationHigh Performance Silicon Gate CMOS
SEIONDUTOR TENIA DATA igh Performance Silicon Gate OS The 5/75 is identical in pinout to the S5. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with
More informationDocument Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark
12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Document Title 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History
More informationOctal 3-State Noninverting Transparent Latch
SL74HC73 Octal 3-State Noninverting Traparent Latch High-Performance Silicon-Gate CMOS The SL74HC73 is identical in pinout to the LS/ALS73. The device inputs are compatible with standard CMOS outputs;
More information8-bit serial-in/parallel-out shift register
Rev. 03 4 February 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164.
More informationPART TOP VIEW. Maxim Integrated Products 1
9-96; Rev ; 2/ 45, SPDT Analog Switch in SOT23-8 General Description The is a dual-supply, single-pole/doublethrow (SPDT) analog switch. On-resistance is 45 max and flat (7 max) over the specified signal
More informationPrecision, Quad, SPDT, CMOS Analog Switch
19-0189; Rev 1; 6/99 Precision, Quad, SPDT, MOS Analog Switch General Description The is a precision, quad, single-pole doublethrow (SPDT) analog switch. The four independent switches operate with bipolar
More informationMM74HC373 3-STATE Octal D-Type Latch
3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationDual D Flip-Flop with Set and Reset
TECNICAL DATA IN74C74A Dual D Flip-Flop with Set and Reset The IN74C74A is identical in pinout to the LS/ALS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
More information12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS
TECHNICAL DATA IW4040B 2-Stage Binary Ripple Counter High-oltage Silicon-Gate CMOS The IW4040B is ripple-carry binary counter. All counter stages are masterslave flip-flops. The state of a counter advances
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More informationMM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
February 1990 Revised May 1999 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced
More informationSN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More informationMM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder
MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder General Description The MM74HC259 device utilizes advanced silicon-gate CMOS technology to implement an 8-bit addressable latch, designed for general
More informationMM74HC374 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationSEMICONDUCTOR TECHNICAL DATA
SEMIONDUTOR TEHNIAL DATA The M14560B adds two 4 bit numbers in NBD (natural binary coded decimal) format, resulting in sum and carry outputs in NBD code. This device can also subtract when one set of inputs
More informationUT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet
UT54AS164/UT54ATS164 8-Bit Shift egisters January, 2018 Datasheet The most important thing we build is trust FEATUES AND-gated (enable/disable) serial inputs Fully buffered clock and serial inputs Direct
More information74LS195 SN74LS195AD LOW POWER SCHOTTKY
The SN74LS95A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped
More informationMM74HC573 3-STATE Octal D-Type Latch
MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low
More informationAVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY
Power-On Reset Generator Automatic Reset Generation After Voltage Drop Wide Supply Voltage Range Precision Voltage Sensor Temperature-Compensated Voltage Reference True and Complement Reset Outputs Externally
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More informationDual J-K Flip-Flop with Set and Reset
TECNICAL DATA IN74C109A Dual J-K Flip-Flop with Set and Reset igh-performance Silicon-ate CMOS The IN74C109A is identical in pinout to the LS/ALS109. The device inputs are compatible with standard CMOS
More information74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger
INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts
More informationLow Drift, Low Power Instrumentation Amplifier AD621
a FEATURES EASY TO USE Pin-Strappable Gains of 0 and 00 All Errors Specified for Total System Performance Higher Performance than Discrete In Amp Designs Available in -Lead DIP and SOIC Low Power,.3 ma
More informationDATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers
DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V
More informationSN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240
-OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain
More information74LVC573 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept
More informationFigure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT
The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.
M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE). HIGH SPEED tpd = 24 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT
More informationHCF4532B 8-BIT PRIORITY ENCODER
8-BIT PRIORITY ENCODER CONVERTS FROM 1 TO 8 TO INPUTS BINARY PROVIDES CASCADING FEATURE TO HANDLE ANY NUMBER OF INPUTS GROUP SELECT INDICATES ONE OR MORE PRIORITY INPUTS QUIESCENT CURRENT SPECIFIED UP
More informationSN74LS138MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More information74HC594; 74HCT bit shift register with output register
Rev. 03 20 December 2006 Product data sheet 1. General description 2. Features 3. Applications The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). The is
More informationMiniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1
19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.
More information