74LV373 Octal D-type transparent latch (3-State)

Transcription

1 INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10

2 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts TT input levels between V CC = 2.7V and V CC = 3.6V Typical V OP (output ground bounce) < 0.8V at V CC = 3.3V, T amb = 25 C Typical V OV (output V O undershoot) > 2V at V CC = 3.3V, T amb = 25 C Common 3-State output enable input Output capability: bus driver I CC category: MSI DESCRIPTION The 74V373 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74C/CT373. The 74V373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (E) input and an output enable (OE) input are common to all internal latches. The 373 consists of eight D-type transparent latches with 3-State true outputs. When E is IG, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes. When E is OW the latches store the information that was present at the D-inputs a set-up time preceding the IG-to-OW transition of E. When OE is OW, the contents of the eight latches are available at the outputs. When OE is IG, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches. The 373 is functionally identical to the 573, but the 573 has a different pin arrangement. QUICK REFERENCE DATA = 0V; T amb = 25 C; t r = t f 2.5 ns SYMBO PARAMETER CONDITIONS TYPICA UNIT t P /t P Propagation delay D n to Q n C = 15pF V CC = 3.3V 10 ns E to Q n 12 C I Input capacitance 3.5 pf C PD Power dissipation capacitance per latch Notes 1, 2 22 pf NOTES: 1. C PD is used to determine the dynamic power dissipation (P D in µw) P D = C PD V 2 CC x f i (C V 2 CC f o ) where: f i = input frequency in Mz; C = output load capacity in pf; f o = output frequency in Mz; V CC = supply voltage in V; (C V 2 CC f o ) = sum of the outputs. 2. The condition is V I = to V CC. ORDERING AND PACKAGE INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORT AMERICA NORT AMERICA PKG. DWG. # 20-Pin Plastic DI 40 C to +125 C 74V373 N 74V373 N SOT Pin Plastic SO 40 C to +125 C 74V373 D 74V373 D SOT Pin Plastic SSOP Type II 40 C to +125 C 74V373 DB 74V373 DB SOT Pin Plastic TSSOP Type I 40 C to +125 C 74V373 PW 74V373PW D SOT360-1 PIN DESCRIPTION PIN NUMBER SYMBO FUNCTION 1 OE Output enabled input (active OW) 2, 5, 6, 9, 12, 15, 16, 19 Q 0 Q 7 3-State latch outputs 3, 4, 7, 8, 13, 14, 17, 18 D 0 D 7 Data inputs 10 Ground (0V) 11 E atch enable input (active IG) 20 V CC Positive supply voltage 1998 Jun

3 74V373 PIN CONFIGURATION OGIC SYMBO OE 1 20 V CC 11 Q 0 D 0 D 1 Q 1 Q 2 D Q 7 D 7 D 6 Q 6 Q 5 D D 0 D 1 D 2 D 3 D 4 D 5 E Q 0 Q 1 Q 2 Q 3 Q 4 Q D D 4 17 D 6 Q 6 16 Q Q 4 E 18 D 7 OE Q 7 19 SV SV00658 OGIC SYMBO (IEEE/IEC) FUNCTIONA DIAGRAM 11 1 C1 EN1 3 4 D 0 D 1 Q 0 Q D D 2 D 3 Q 2 Q D 4 D 5 D 6 D 7 ATC 1 to 8 3STATE OUTPUTS Q 4 Q 5 Q 6 Q E OE SV00659 SV00660 OGIC DIAGRAM D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 ATC 1 E E ATC 2 E E ATC 3 E E ATC 4 E E ATC 5 E E ATC 6 E E ATC 7 E E ATC 8 E E E OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 SV Jun 10 3

4 74V373 FUNCTION TABE OPERATING MODES Enable and read register (transparent mode) atch and read register atch register and disable outputs INPUTS INTERNA OUTPUTS OE E Dn = IG voltage level h = IG voltage level one set-up time prior to the IG-to-OW E transition = OW voltage level I = OW voltage level one set-up time prior to the IG-to-OW E transition X = Don t care Z = igh impedance OFF-state I h I h ATCES Q 0 to Q 7 Z Z RECOMMENDED OPERATING CONDITIONS SYMBO PARAMETER CONDITIONS MIN TYP. MAX UNIT V CC DC supply voltage See Note V V I Input voltage 0 V CC V V O Output voltage 0 V CC V T amb t r, t f Operating ambient temperature range in free air Input rise and fall times See DC and AC characteristics V CC = 1.0V to 2.0V V CC = 2.0V to 2.7V V CC = 2.7V to 3.6V V CC = 3.6V to 5.5V NOTE: 1. The V is guaranteed to function down to V CC = 1.0V (input levels or V CC ); DC characteristics are guaranteed from V CC = 1.2V to V CC = 5.5V. ABSOUTE MAXIMUM RATINGS 1, 2 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to (ground = 0V). SYMBO PARAMETER CONDITIONS RATING UNIT V CC DC supply voltage 0.5 to +7.0 V ±I IK DC input diode current V I < 0.5 or V I > V CC + 0.5V 20 ma ±I OK DC output diode current V O < 0.5 or V O > V CC + 0.5V 50 ma ±I O DC output source or sink current bus driver outputs DC V ±I, CC or current for types with bus driver outputs ±I CC C ns/v 0.5V < V O < V CC + 0.5V 35 ma 70 ma T stg Storage temperature range 65 to +150 C Power dissipation per package for temperature range: 40 to +125 C plastic DI above +70 C derate linearly with 12mW/K 750 P tot t mw plastic mini-pack (SO) above +70 C derate linearly with 8 mw/k 500 plastic shrink mini-pack (SSOP and TSSOP) above +60 C derate linearly with 5.5 mw/k 400 NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed Jun 10 4

5 74V373 DC CARACTERISTICS Over recommended operating conditions. Voltages are referenced to (ground = 0V). IMITS SYMBO PARAMETER TEST CONDITIONS -40 C to +85 C -40 C to +125 C UNIT MIN TYP 1 MAX MIN MAX V CC = 1.2V IG level Input V CC = 2.0V V I voltage V CC = 2.7 to 3.6V V V CC = 4.5 to 5.5V 0.7*V CC 0.7*V CC V CC = 1.2V OW level Input V CC = 2.0V V I voltage V CC = 2.7 to 3.6V V V CC = 4.5 to *V CC 0.3*V CC V CC = 1.2V; V I = V I or V I; I O = 100µA 1.2 V CC = 2.0V; V I = V I or V I; I O = 100µA IG level l output t voltage; all outputs uts V CC = 2.7V; V I = V I or V I; I O = 100µA V O V CC = 3.0V; V I = V I or V I; I O = 100µA V V CC = 4.5V; V I = V I or V I; I O = 100µA IG level output V CC = 3.0V; V I = V I or V I; I O = 8mA voltage; BUS driver outputs V CC = 4.5V; V I = V I or V I; I O = 16mA V CC = 1.2V; V I = V I or V I; I O = 100µA 0 V CC = 2.0V; V I = V I or V I; I O = 100µA OW level l output t voltage; all outputs uts V CC = 2.7V; V I = V I or V I; I O = 100µA V O V CC = 3.0V; V I = V I or V I; I O = 100µA V V CC = 4.5V; V I = V I or V I; I O = 100µA I I I OZ I CC OW level output V CC = 3.0V; V I = V I or V I; I O = 8mA voltage; BUS driver outputs V CC = 4.5V; V I = V I or V I; I O = 16mA Input leakage current 3-State output OFF-state current Quiescent supply current; MSI V CC = 5.5V; V I = V CC or µa V CC = 5.5V; V I = V I or V I; V O = V CC or 5 10 µa V CC = 5.5V; V I = V CC or ; I O = µa I CC Additional quiescent supply V CC = 2.7V to 3.6V; V I = V CC 0.6V µa current per input NOTE: 1. All typical values are measured at T amb = 25 C Jun 10 5

6 74V373 AC CARACTERISTICS = 0V; t r = t f 2.5ns; C = 50pF; R = K SYMBO PARAMETER WAVEFORM t P/ t P CONDITION IMITS 40 to +85 C 40 to +125 C UNIT V CC (V) MIN TYP 1 MAX MIN MAX Propagation delay D n to Q n Figure 1, ns 3.0 to t P/ t P 4.5 to Propagation delay E to Q n Figure 2, ns 3.0 to t PZ/ t PZ t PZ/ t PZ 4.5 to State output enable time Figure ns OE to Q n 3.0 to to State output disable time Figure ns OE to Q n 3.0 to to t W E pulse width IG Figure ns t su Setup time D n to E Figure 4 t h old time D n to E Figure 4 NOTES: 1. All typical values are measured at T amb = 25 C 2. Typical values are measured at V CC = 3.3V 3. Typical values are measured at V CC = 5.0V 3.0 to to to ns ns 1998 Jun 10 6

7 74V373 AC WAVEFORMS = 1.5V at V CC 2.7V and 3.6V = 0.5V * V CC at V CC 2.7V and 4.5V V O and V O are the typical output voltage drop that occur with the output load. V X = V O + 0.3V at V CC 2.7V and 3.6V V X = V O + 0.1V CC at V CC < 2.7V and 4.5V V Y = V O 0.3V at V CC 2.7V and 3.6V V Y = V O 0.1V CC at V CC < 2.7V and 4.5V VÉÉ I ÉÉÉÉ ÉÉ D n INPUT V ÉÉÉ M ÉÉÉÉÉ ÉÉ V I t su t h t su t h V I E INPUT D n INPUT NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. SV00665 V O t P t P Figure 4. Data set-up and hold times for the D n input to the E input. Q n OUTPUT V O SV00662 TEST CIRCUIT Figure 1. Data input (D n ) to output (Q n ) propagation delays and the output transition times. V CC 2 * V CC Open V I E INPUT PUSE GENERATOR V I D.U.T. V O R = 1k t W R T C 50 pf R = 1k V O t P t P Test Circuit for Outputs Q n OUTPUT V O SV00663 Figure 2. atch enable input (E) pulse width, the latch enable input to output (Q n ) propagation delays and the output transition times. DEFINITIONS R = oad resistor C = oad capacitance includes jig and probe capacitiance. R T = Termination resistance should be equal to Z OUT of pulse generators. SWITC POSITION TEST S 1 V CC V I t P/ t P Open < 2.7V V CC t PZ/ t PZ 2 * V CC V 2.7V V I t PZ/ t PZ 4.5V V CC OE INPUT t PZ t PZ SV00896 Figure 5. oad circuitry for switching times V CC Q n OUTPUT OW-to-OFF OFF-to-OW V O V X t PZ t PZ V O Q n OUTPUT IG-to-OFF OFF-to-IG outputs enabled V Y outputs disabled outputs enabled SV00664 Figure 3. 3-State enable and disable times Jun 10 7

8 74V373 DIP20: plastic dual in-line package; 20 leads (300 mil) SOT Jun 10 8

9 74V373 SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT Jun 10 9

10 74V373 SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm SOT Jun 10 10

11 74V373 TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT Jun 10 11

12 74V373 DEFINITIONS Data Sheet Identification Product Status Definition Objective Specification Preliminary Specification Product Specification Formative or in Design Preproduction Product Full Production This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. IFE SUPPORT APPICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California Telephone Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: Document order number: Jun 10 12