MC33076P2 DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER

Size: px
Start display at page:

Download "MC33076P2 DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER"

Transcription

1 The operational amplifier employs bipolar technology with innovative high performance concepts for audio and industrial applications. This device uses high frequency PP input transistors to improve frequency response. In addition, the amplifier provides high output current drive capability while minimizing the drain current. The all P output stage exhibits no deadband crossover distortion, large output voltage swing, excellent phase and gain margins, low open loop high frequency output impedance and symmetrical source and sink frequency performance. The is tested over the automotive temperature range and is available in an 8 pin OI package ( suffix) and in both the standard 8 pin IP and 6 pin IP packages for high power applications. 00 Ω Output rive apability arge Output oltage wing ow Total armonic istortion igh ain andwidth: 7.4 z igh lew Rate: 2.6 /µs ual upply Operation: ±2.0 to ±8 igh Output urrent: I = 250 m typ imilar Performance to 3378 I OTPT RRT OPRTIO PIIR 8 IX PTI P 75 (O 8) Output Inputs IOTOR TI T PI OTIO (8 Pin Pkg, Top iew) 8 P IX PTI P Output 2 Inputs 2 quivalent ircuit chematic (ach mplifier) 6 P2 IX PTI P 648 IP (2+2+2) PI OTIO Iref Inputs Output Iref in in+ out Inputs Output 2 (6 Pin Pkg, Top iew) evice P 33076P2 ORRI IORTIO Operating Temperature Range T = 40 to + 85 Package O 8 Plastic IP Power Plastic 2 6

2 33076 XI RTI Power upply oltage (ote 2) Rating ymbol alue nit to +36 Input ifferential oltage Range IR (ote ) Input oltage Range IR (ote ) Output hort ircuit uration (ote 2) t 5.0 sec aximum unction Temperature T +50 torage Temperature Tstg 60 to +50 aximum Power issipation P (ote 2) mw. ither or both input voltages should not exceed or. 2. Power dissipation must be considered to ensure maximum junction temperature (T ) is not exceeded (see power dissipation performance characteristic, igure ). ee applications section for further information. TRI RTRIITI ( = +5, = 5, T = 25, unless otherwise noted.) haracteristics igure ymbol in Typ ax nit Input Offset oltage (R = 50 Ω, = 0 ) ( = ±2.5 to ±5 ) T = +25 T = 40 to +85 Input Offset oltage Temperature oefficient (R = 50 Ω, = 0 ) T = 40 to +85 Input ias urrent ( = 0 ) T = +25 T = 40 to +85 Input Offset urrent ( = 0 ) T = +25 T = 40 to IO IO/ T 3, 4 II ommon ode Input oltage Range 5 IR IIO m µ/ n n arge ignal oltage ain (O = 0 to +0 ) (T = +25 ) R = 00 Ω R = 600 Ω (T = 40 to +85 ) R = 600 Ω 6 O k/ Output oltage wing (I = ±.0 ) ( = +5, = 5 ) R = 00 Ω R = 00 Ω R = 600 Ω R = 600 Ω ( = +2.5, = 2.5 ) R = 00 Ω R = 00 Ω 7, 8, 9 O+ O O+ O O+ O ommon ode Rejection (in = ±3 ) 0 R 80 6 d Power upply Rejection (/ = +5 / 5, +5.0 / 5, +5 / 5.0 ) PR d 2 62

3 33076 TRI RTRIITI ( = +5, = 5, T = 25, unless otherwise noted.) haracteristics igure ymbol in Typ ax nit Output hort ircuit urrent (I = ±.0 Output to nd) ( = +5, = 5 ) ource ink ( = +2.5, = 2.5 ) ource ink Power upply urrent per mplifier (O = 0 ) ( = ±2.5 to ±5 ) T = +25 T = 40 to +85 2, 3 I 4 I m m TRI RTRIITI ( = +5, = 5, T = 25, unless otherwise noted.) haracteristics igure ymbol in Typ ax nit lew Rate (in = 0 to +0, R = 00 Ω, = 00 p, = +) 5 R /µs ain andwidth Product (f = 20 kz) 6 W z nity ain requency (Open oop) (R = 600 Ω, = 0 p) f 3.5 z ain argin (R = 600 Ω, = 0 p) 9, 20 m 5 d Phase argin (R = 600 Ω, = 0 p) 9, 20 m 52 eg hannel eparation (f = 00 z to 20 kz) 2 20 d Power andwidth (O = 20 pp, R = 600 Ω, T %) Wp 32 kz Total armonic istortion (R = 600 Ω, O = 2.0 pp, = +) f =.0 kz f = 0 kz f = 20 kz 22 T Open oop Output Impedance (O = 0, f = 2.5 z, = 0) 23 ZO 75 Ω ifferential Input Resistance ( = 0 ) Rin 200 kω ifferential Input apacitance ( = 0 ) in 0 p quivalent Input oise oltage (R = 00 Ω) f = 0 z f =.0 kz quivalent Input oise urrent f = 0 z f =.0 kz 24 en in % n/ z p/ z 2 63

4 33076, XI POWR IIPTIO (mw) P igure. aximum Power issipation versus Temperature 33076P P2 ee pplication ection for urther Information PRT O PIIR (%) igure 2. istribution of Input Offset oltage T, IT TPRTR ( ) IO, IPT OT OT (m) amplifiers tested from 3 wafer lots = ±5 T = 25 (Plastic IP package) 2.5 I I, IPT I RRT (n) igure 3. Input ias urrent versus ommon ode oltage = +5 = 5 T = , OO O OT () T, IT TPRTR ( ) I I, IPT I RRT (n) igure 4. Input ias urrent versus Temperature = +5 = 5 = igure 5. Input ommon ode oltage Range versus Temperature = to +8 = 5.0 to 8 IO = 5.0 m T, TPRTR ( ), OP OOP OT I (d) O igure 6. Open oop oltage ain versus Temperature R = 2.0 kω 00 = +5 R = 00 Ω 95 = 5 f = 0 z O = 0 to T, IT TPRTR ( ) 2 64

5 33076 O, OTPT OT ( pp ) O, OTPT OT ( pp ) igure 7. Output oltage wing versus upply oltage igure 8. aximum Peak to Peak Output oltage wing versus oad Resistance k 0 k,, PPY OT () R, O RIT TO RO (Ω) T = 25 = +5 = 5 R = 00 Ω = +.0 T =.0% T = 25 R = 0 kω R = 00 Ω igure 9. Output oltage versus requency k 0 k 00 k k 0 k 00 k.0 f, RQY (z) f, RQY (z) O, OTPT OT WI (pp) R, OO O RTIO (d) T = 25 f =.0 kz igure 0. ommon ode Rejection versus requency Over Temperature = +5 = 5 = 0 = ±.5 T = 55 to +25 = ±5 = ± 5.0 PR, POWR PPY RTIO (d) igure. Power upply Rejection versus requency Over Temperature = +5 = 5 = ±.5 T = 55 to +25 PR +PR 00.0 k 0 k 00 k.0 f, RQY (z), OTPT ORT IRIT RRT (m) I igure 2. Output hort ircuit urrent versus Output oltage 00 = = 5 I = ± O, OTPT OT () ource ink

6 I 33076, OTPT ORT IRIT RRT (m) I igure 3. Output hort ircuit urrent versus Temperature = +5 = 5 I = ±.0 R < 0 Ω ource ink T, IT TPRTR ( ), PPY RRT/PIIR (m) igure 4. upply urrent versus upply oltage with o oad T = +25 T = + 25 T = , PPY OT () µ) R, W RT (/ igure 5. lew Rate versus Temperature.0 in Ω 00p = +5 = 5 in = 20 pp T, IT TPRTR ( ) W, I WIT PROT (z) igure 6. ain andwidth Product versus Temperature 6.5 = +5 = 5 f = 00 z 6.0 R = 00 Ω = 0 p T, IT TPRTR ( ) 50 igure 7. oltage ain and Phase versus requency igure 8. oltage ain and Phase versus requency 80, OT I (d) , X P (R) ) Phase, = ±8 ) Phase, (R = 00 Ω) ) Phase, = ±.5 2) Phase, (R = 00 Ω, = 300 p) ) ain, = ±8 ) ain, (R = 00 Ω) 2) ain, = ±.5 2) ain, (R = 00 Ω, = 300 p) k k f, RQY (z) f, RQY (z), OT I (d) , X P (R) 2 66

7 33076 m, I RI (d) igure 9. Phase argin and ain argin versus ifferential ource Resistance ain argin Phase argin = +5 = 5 RT = R + R2 O = 0 T = k 4.0 k 6.0 k 8.0 k 0 k 2 k RT, IRTI OR RIT (Ω) , P RI (R) m m, P RI (R) igure 20. Open oop ain argin and Phase argin versus Output oad apacitance ain argin Phase argin = +5 = 5 O = , OTPT O PIT (p) m, OP OOP I RI (d), PRTIO (d) igure 2. hannel eparation versus requency = = 5 R = 00 Ω O = 2.0 pp T = rive hannel.0 = = +5 = +000 = R = 00 Ω = +00 T = 25 = k 0 k 00 k k 0 k 00 k f, RQY (z) f, RQY (z) T, TOT ROI ITORTIO (%) igure 22. Total armonic istortion versus requency Z O, OTPT IP ( Ω ) = +5 = 5 = 0 O = 0 T = 25 igure 23. Output Impedance versus requency igure 24. Input Referred oise oltage versus requency = = 00 = 0 = k 00 k k 0 k 00 k f, RQY (z) f, RQY (z) n, IPT RRR OI OT (/ z) e = +5 = 5 T = 25 + O Input oise oltage Test ircuit 2 67

8 33076 os, PRT OROOT (%) = +5 = 5 T = 25 igure 25. Percent Overshoot versus oad apacitance R = 2.0 kω R = 00 Ω igure 26. P oard eatsink xample opper Pad opper Pad , O PIT (p) 0 k PPITIO IORTIO The dual operational amplifier is available in the standard 8 pin plastic dual in line (IP) and surface mount packages, and also in a 6 pin batwing power package. To enhance the power dissipation capability of the power package, Pins 4, 5, 2, and 3 are tied together on the leadframe, giving it an ambient thermal resistance of 52 /W typically, in still air. The junction to ambient thermal resistance (Rθ) can be decreased further by using a copper padb on the printed circuit board (as shown in igure 26) to draw the heat away from the package. are must be taken not to exceed the maximum junction temperature or damage to the device may occur. 2 68

9 Tape and Reel Options In rief... otorola offers the convenience of Tape and Reel packaging for our growing family of standard integrated circuit products. Reels are available to support the requirements of both first and second generation pick and place equipment. The packaging fully conforms to the latest I 48 specification. The antistatic embossed tape provides a secure cavity, sealed with a peel back cover tape. Page Tape and Reel onfigurations Tape and Reel Information Table nalog PQ Table

10 Tape and Reel onfigurations echanical Polarization OI and icro 8 I Typical P I Typical PI ser irection of eed ser irection of eed P and 2P I Typical ser irection of eed OT 23 (5 Pin) I Typical OT 89 (3 Pin) I Typical OT 89 (5 Pin) I Typical ser irection of eed ser irection of eed ser irection of eed 2 2

11 Tape and Reel onfigurations (continued) TY (Preferred) TO 92 Reel tyles TY arrier trip dhesive Tape Rounded ide arrier trip dhesive Tape lat ide ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ eed eed Rounded side of transistor and adhesive tape visible. lat side of transistor and adhesive tape visible. TY P (Preferred) dhesive Tape On Top ide TO 92 mmo Pack tyles TY dhesive Tape On Top ide Rounded ide É ÉÉ É eed arrier trip lat ide É eed ÉÉ É arrier trip abel Rounded side of transistor and adhesive tape visible. abel lat side of transistor and adhesive tape visible. tyle P ammo pack is equivalent to tyles and of reel pack dependent on feed orientation from box. tyle ammo pack is equivalent to tyle of reel pack dependent on feed orientation from box. TO 92 I Radial Tape in an old ox or On Reel W2 4 5 W W T T 2 T2 P2 P2 P P 2 3

12 Tape and Reel Information Table Package Tape Width evices() Reel ize evice (mm) per Reel (inch) uffix O 8, OP 8 2 2,500 3 R2 O 4 6 2,500 3 R2 O 6 6 2,500 3 R2 O 6, O 8+8 WI 6,000 3 R2 O 20 WI 24,000 3 R2 O 24 WI 24,000 3 R2 O 28 WI 24,000 3 R2 O 28 WI 32,000 3 R3 icro 8 2 2,500 3 R2 P 20 6,000 3 R2 P R2 P R2 P R2 P R2 P R2 TO 226 (TO 92)(2) 8 2,000 3 R, R, RP, or R (mmo Pack) only P 6 2,500 3 R 2P R4 OT 23 (5 Pin) 8 3,000 7 TR OT 89 (3/5 Pin) 2,000 7 T () inimum order quantity is reel. istributors/o customers may break lots or reels at their option, however broken reels may not be returned. (2) Integrated circuits in TO 226 packages are available in tyes and only, with optional mmo Pack (uffix RP or R). The R and RP configurations are preferred. or ordering information please contact your local otorola emiconductor ales Office. 2 4

13 nalog PQ Table Tape/Reel and mmo Pack P OI icro 8 TO 92 P 2P OT 23 (5 Pin) OT 89 (3 Pin) OT 89 (5 Pin) Package Type Package ode PQ ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /mmo Pack ase /reel ase /reel ase /reel ase /reel ase /reel 2 5

14 2 6

15 Packaging Information In rief... The packaging availability for each device type is indicated on the individual data sheets and the elector uide. ll of the outline dimensions for the packages are given in this section. The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature can be found from the equation: T(max) T P(T) = Rθ(Typ) where: P(T) = Power issipation allowable at a given operating ambient temperature. This must be greater than the sum of the products of the supply voltages and supply currents at the worst case operating condition. T(max) = aximum operating unction Temperature as listed in the aximum Ratings ection. ee individual data sheets for T(max) information. T = aximum desired operating mbient Temperature Rθ(Typ) = Typical Thermal Resistance unction-to- mbient 3

16 ase Outline imensions P, P, Z IX (TO-226/TO-92) I R. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. OTOR O P YO IIO R I OTRO. 4. IIO PPI TW P. IIO PPY TW II. IIO I OTRO I P YO IIO II. 2 3 TI P X X P TIO X X I IITR I I X I X P R , T IX I Y TI P T. IIOI TORI PR I Y4.5, OTROI IIO: I Y Q P 0.25 (0.00) Y R I IITR I I X I X Q R T

17 T IX I Q P OPTIO R TI P. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X (.092) XI. 5 5X 0.04 (0.356) T P 5X I IITR I I X I X Q T, T IX I 5 Q 5X P 0.0 (0.254) T P OPTIO R 5X 0.24 (0.60) T W TI P. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X (.092) XI. I IITR I I X I X Q W T IX 34 0 I Q TI P. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X 0.92 (0.043) XI. 5 I IITR I I X I X Q P (0.04) T Q 3 3

18 T, T IX I Q 5 P TI P. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X 0.92 (0.043) XI. I IITR I I X I X Q (0.04) T Q T- IX (P) I R. IIOI TORI PR I Y4.5, OTROI IIO: I TI P I IITR I I X I X R P 0.3 (0.005) T T IX (P) I Y 3 4 R P 0.3 (0.005) T TI P Z. IIOI TORI PR I Y4.5, OTROI IIO: I. I IITR I I X I X R Z

19 P,, P, P IX I IIO TO TR O W OR PR. 2. P OTOR OPTIO (RO OR QR ORR). 3. IIOI TORI PR I Y4.5, OT 2 TI P 0.3 (0.005) T IITR I I I X I X , P, -4, P2 IX I WITI 0.3 (0.005) RI O TR POITIO T TI P T XI TRI OITIO. 2. IIO TO TR O W OR PR. 3. IIO O OT I O. 4. RO ORR OPTIO. 4 TI P I IITR I I X I X P2,, P, P IX I R P 0.25 (0.00) T TI P. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. 5. RO ORR OPTIO. I IITR I I X I X

20 , P, P2, IX (IP 6) I 6 9. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. 5. ITR OTIO TW 4 5, TI P 8 OT 5 6 P 6 P 0.3 (0.005) T I IITR I I X I X (0.005) T P IX (IP 6) I O P R 3 P 0.25 (0.00) T TI P. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O PROTRIO. 5. O OR PROTRIO OT X 0.25 (0.00). 6. RO ORR OPTIO. I IITR I I X I X P R P IX I 24 Q P TI P. WITI 0.3 (0.005) RI O TR POITIO T TI P T XI TRI OITIO. 2. IIO TO TR O W OR PR. IITR I I I X I X P Q

21 ,,, P IX I POITIO TOR O (), WITI 0.25 (0.00) T XI TRI OITIO, I RTIO TO TI P OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT I O. 8 TI P IITR I I I X I X P IX I 28. POITIO TOR O (), WITI 0.25 (0.00) T XI TRI OITIO, I RTIO TO TI P OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT I O IITR I I I X I X TI P P IX 7-03 I POITIO TOR O (), WITI 0.25 (0.00) T XI TRI OITIO, I RTIO TO TI P OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT I O. 20 TI P IITR I I I X I X

22 , P, P-3 IX (IP 24) I TI P P 0.25 (0.00) T 24 P OT 0.25 (0.00) T. R OTOR OPTIO. 2. IIO TO TR O W OR PR. 3. IIOI TORI PR I Y4.5, OTROI IIO: I. I IITR I I X I X , P, P IX I 20 TI P P 0.25 (0.00) T 20 P 0.25 (0.00) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. I IITR I I X I X ,, 2 IX (O-8, OP-8) I R IIOI TORI PR Y4.5, IIO R I IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 PR I. 5. IIO O OT I O PROTRIO. OW R PROTRIO 0.27 TOT I X O T IIO T XI TRI OITIO. 8 e 0.25 TI P 0.0 h X 45 IITR I I X e h

23 IX (O-4) I 4 TI P P 7 P 7 P 0.25 (0.00) T 0.25 (0.00) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.27 (0.005) TOT I X O T IIO T XI TRI OITIO. IITR I I I X I X P R IX (O-6) I 6 TI P P 0.25 (0.00) T P 8 P 0.25 (0.00) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.27 (0.005) TOT I X O T IIO T XI TRI OITIO. IITR I I I X I X P R W, P IX (O-20, O 20) I X (0.25) T 8X 0X P 0.00 (0.25) TI P R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.50 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. IITR I I I X I X P R

24 W IX (O-24, OP (6+4+4)) I 24 TI P X 2 24X 0.00 (0.25) T 22X P 0.00 (0.25) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. IITR I I I X I X P R W IX (O-28, OI 28) I X P 0.00 (0.25). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. 28X 0.00 (0.25) T 26X 4 R X 45 TI P IITR I I I X I X P R W IX (O-6, OP 6, OP-8+8) I X 4X 0.00 (0.25) T 8 8X P TI P 0.00 (0.25) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. IITR I I I X I X P R

25 IX 75 0 (O 6) I O TI P 4 X 0.25 (0.00) T 6 P 0.25 (0.00) R X 45 IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O PROTRIO. 4 XI O PROTRIO 0.5 (0.006) PR I. 5 IIO O OT I R PROTRIO. OW R PROTRIO 0.27 (0.005) TOT I X O T IIO T XI TRI OITIO. IITR I I I X I X P R W IX 75 0 (OP 6) I O 6 T. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. P 0.00 (0.25) 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I 8 X O IIO T XI TRI OITIO. 3X 0.00 (0.25) T IITR I I I X I X R X P R TI P T X 3

26 762-0 Plastic edium Power Package (IP-9) I 9 R Q TI P Y 0.25 (0.00) T 9 W 9 P X 0.25 (0.00) T 0.25 (0.00) T. IIOI TORI PR I Y4.5, OTROI IIO: IITR. IITR I I I X I X Q R W X Y IX (P-20) I 20 Y R W (0.80) T (0.80) T Z X 0.00 (0.250) T IW. T,, TRI WR TOP O OR XIT PTI OY T O PRTI I. 2. IIO, TR POITIO TO R T T, TI P. 3. IIO R O OT I O. OW O I 0.00 (0.250) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 6. T P TOP Y R T T P OTTO Y P TO 0.02 (0.300). IIO R R TRI T T OTROT XTR O T PTI OY XI O O, TI R RR, T RR ITR, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I R PROTRIO OR ITRIO. T R PROTRIO() OT T IIO TO RTR T (0.940). T R ITRIO() OT T IIO TO R T (0.635). Z R (0.80) T (0.80) T (0.00) TI P IW 0.00 (0.250) T IW (0.80) T (0.80) T I IITR I I X I X R W X Y Z

27 IX (P 28) I Y R (0.80) T (0.80) T Z 28 W X IW 0.00 (0.250) T Z R (0.80) T (0.80) T (0.80) T IW (0.00) TI P (0.80) T 0.00 (0.250) T IW. T,, TRI WR TOP O OR XIT PTI OY T O PRTI I. 2. IIO, TR POITIO TO R T T, TI P. 3. IIO R O OT I O. OW O I 0.00 (0.250) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 6. T P TOP Y R T T P OTTO Y P TO 0.02 (0.300). IIO R R TRI T T OTROT XTR O T PTI OY XI O O, TI R RR, T RR ITR, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I R PROTRIO OR ITRIO. T R PROTRIO() OT T IIO TO RTR T (0.940). T R ITRIO() OT T IIO TO R T (0.635). I IITR I I X I X R W X Y Z

28 IX (P) I Y R Z 0.007(0.80) T 0.007(0.80) T X IW 0.00 (0.25) T 44 W 0.007(0.80) T Z R 0.00 (0.25) T. T,, R TRI WR TOP O OR XIT PTI OY T O PRTI I. 2. IIO, TR POITIO TO R T T, TI P. 3. IIO R O OT I O. OW O I 0.00 (0.25) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I (0.80) T 0.007(0.80) T IW (0.0) TI P IW 6. T P TOP Y R T T P OTTO Y P TO 0.02 (0.300). IIO R R TRI T T OTROT XTR O T PTI OY XI O O, TI R RR, T RR ITR, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I R PROTRIO OR ITRIO. T R PROTRIO() OT T IIO TO RTR T (0.940). T R ITRIO() OT T IIO TO R T (0.635) (0.80) T I IITR I I X I X R W X Y Z IX 803 PRIIRY 20 0 P (0.005) 0 20 P 0.3 (0.005) T 0.0 (0.004) TI P 6 IIOI TORI PR I Y4.5, OTROI IIO: IITR. 8 IIO O OT I O PROTRIO. 9 XI O PROTRIO 0.5 (0.008) PR I. 0 IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.006) TOT I X O T IIO T XI TRI OITIO. IITR I I I X I X * 0.488* *PPROXIT 3 4

29 T IX (5-Pin ZIP) I PI 5X R Q P PI (0.254) T P Q Y 5X TI P (0.60) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT I O OR PROTRIO. 4. IIO O OT I O OR PROTRIO. 5. O OR PROTRIO OT X 0.00 (0.250). 6. IIO O OT I R PROTRIO. OW PROTRIO (0.076) TOT I X O T IIO. T XI TRI OITIO. I IITR I I X I X R R R Y T IX I P PI R 5X 7X 5 Q PI (0.254) T P Y TI P 5X (0.60) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT I O OR PROTRIO. 4. IIO O OT I O OR PROTRIO. 5. O OR PROTRIO OT X 0.00 (0.250). 6. T 7. IIO O OT I R PROTRIO. OW PROTRIO (0.076) TOT I X O T IIO. T XI TRI OITIO. I IITR I I X I X Q R Y R R 3 5

30 T IX (TQP 44) I O Z,, Z T T TI (0.008) Z 0.05 (0.002) Z 0.20 (0.008) Z PTI ÇÇÇÇ ÉÉÉÉ TI T (0.008) T Z 0.05 (0.002) T 0.20 (0.008) T Z TIO 0.20 (0.008) T Z R W Q X IW Y TI 0.0 (0.004). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, Z TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.02). IITR I I I X I X R 2 R Q 5 5 R W R R X.000 R R Y 2 R 2 R 3 6

31 IX (QP) I (0.008) T,, PI IT 0.20 (0.008) 0.05 (0.002) IW Y 3 P IW Y 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) T PTI ÇÇÇ ÉÉÉ T 0.20 (0.008) T 40X TIO 44 P W Y IW P T P 0.0 (0.004). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.02). T P IW P R R R R2 2 IITR I I I X I X W Y R 0.08 R R R R R

32 IX I O 64 Z ,, Z TI 0.20 (0.008) Z T Z (0.002) 0.20 (0.008) Z T TI P (0.008) (0.002) T 0.20 (0.008) T T Z Z T ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ 0.20 (0.008) T Z TIO Y 0.0 (0.004) TI R W TI X Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, Z TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00 ) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). IITR I I I X I X R 2 R P Q 5 5 R W R R X Y.000 R 2 R R 2 R 3 8

33 IX (icro 8) I 8. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O, PROTRIO OR T RR. O, PROTRIO OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. PI I TI P (0.005) 8 P 0.08 (0.003) T IITR I I I X I X

34 IX (TQP 52) I TI 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) TI,, (0.008) 0.05 (0.002) 0.20 (0.008) T TI T P 0.02 (0.008) TIO 0.0 (0.004) TI P T W TI X R Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. R OT OT O T OWR RI OR T OOT. IITR I I I X I X R R Q R T W X.6 R R 3 20

35 IX I 52 4X 4X TIP 0.20 (0.008) 0.20 (0.008) T X X=,, X IW Y IW Y PTI ÉÉÉ ÉÉÉ ÇÇÇ 0.3 (0.005) T TIO ROTT 90 OWI T 4X θ2 0.0 (0.004) T TI P 4X θ3 IW (0.002) IW W θ Z θ 2 X R R 0.25 (0.00) P. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T P IIO O OT I R PROTRIO. R PROTRIO OT T WIT TO X 0.46 (0.08). II P TW PROTRIO T OR PROTRIO 0.07 (0.003). IITR I I I X I X R R R W 0.20 R R Z.00 R R θ θ 0 0 θ2 2 R 2 R θ

36 IX I O IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. XI O 0.25 (0.00). TI P 2 42 P 0.25 (0.00) T 42 P 0.25 (0.00) T I IITR I I X I X IX (IP) I O IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. XI O 0.25 (0.00) TI P P 0.25 (0.00) T 56 P 0.25 (0.00) T I IITR I I X I X

37 , T IX (TQP 32) I TI (0.008) 0.05 (0.002) 0.20 (0.008) P,, TI (0.008) 0.05 (0.002) 0.20 (0.008) T TI 0.20 (0.008) TIO IW ROTT 90 OWI TI P T P 0.0 (0.004) T P TI X T R Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. R OT OT O T OWR RI OR T OOT. IITR I I I X I X R R P Q R T X.00 R R 3 23

38 T IX (23-Pin ZIP) I 23. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT I O OR PROTRIO. 4. IIO O OT I O OR PROTRIO. 5. O OR PROTRIO OT X 0.00 (0.250). 6. IIO O OT I R PROTRIO. OW PROTRIO (0.076) TOT I X O T IIO T XI TRI OITIO. R PI P PI 23 23X 0.00 (0.254) T Q Y 23X W TI P (0.60) T I IITR I I X I X P R R R W Y

39 T IX (TQP 48) I 48 P 4X (0.008) T Z 9 TI Y ,, Z TI Y 3 24 Z TOP & OTTO R 4X (0.008) T Z P (0.00) (0.003) TI W X Q T ÇÇÇ ÇÇÇ ÉÉÉ (0.003) T Z TIO. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T,, Z TO TRI T T P. 5. IIO TO TRI T TI P. 6. IIO O OT I O PROTRIO. OW PROTRIO I (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). 8. II OR PT TI (0.0003). 9. XT P O ORR I OPTIO. IITR I I I X I X I I R 2 R P I 0.00 I Q 5 5 R W R R X.000 R R 3 25

40 2T IX I TRI 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. T OTOR OPTIO WITI IIO. 4. IIO TI II OTI R OR TRI IIO O OT I O OR T PROTRIO. O T PROTRIO OT TO X (0.635) XI (0.254) T OPTIO R I IITR I I X I X R.295 R X 3.75 X R.270 R P R 5 R 5 R 0.6 R R I I I I P R 2T IX (2P) I 0.00 (0.254) T OPTIO R TRI 6. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. T OTOR OPTIO WITI IIO. 4. IIO TI II OTI R OR TRI IIO O OT I O OR T PROTRIO. O T PROTRIO OT TO X (0.635) XI. I IITR I I X I X R.270 R P R 5 R 5 R 0.6 R R I I I I R P 3 26

41 T, T IX (TOP 20) I 0.5 (0.006) T 0.5 (0.006) T 2X /2 PI IT 0.00 (0.004) TI P X R 0.0 (0.004) T ÍÍÍÍ ÍÍÍÍ TIO TI 0.25 (0.00) TI W. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O, PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6. TRI R R OW OR RR OY. 7. IIO R TO TRI T T P W. IITR I I I X I X T IX (TOP 6, TOP 6) I O 0.5 (0.006) T 0.5 (0.006) T PI IT. 2X /2 6X R 0.0 (0.004) T ÇÇÇ ÇÇÇ ÉÉÉ TIO 0.25 (0.00) TI. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O. PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6. TRI R R OW OR RR OY. 7. IIO R TO TRI T T P W. IITR I I I X I X (0.004) TI P W TI 3 27

42 T IX (TOP 4) I O (0.006) T 0.5 (0.006) T 0.0 (0.004) TI P 2X /2 PI IT. 4 4X R 0.0 (0.004) T (0.00) 7 TI ÇÇÇ ÉÉ TIO TI W IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O, PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4 IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5 IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6 TRI R R OW OR RR OY. 7 IIO R TO TRI T T P W. IITR I I I X I X

43 T IX I O (0.006) T 24X R 0.0 (0.004) T 0.5 (0.006) T 2X /2 PI IT IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O, PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6. TRI R R OW OR RR OY. 7. IIO R TO TRI T T P W. 0.0 (0.004) TI P W IITR I I I X I X TI ÇÇÇ ÉÉÉ TIO TI 0.25 (0.00) 3 29

44 T IX (TOP 8) I O (0.006) T 0.5 (0.006) T 0.0 (0.004) TI P PI IT. 2X / x R 0.0 (0.004) T TI TI 0.25 (0.00) ÇÇÇ ÉÉ TIO W IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O. PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4 IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5 IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6 TRI R R OW OR RR OY. 7 IIO R TO TRI T T P W. IITR I I I X I X IX (I 20) I O e 20 0 Z b 0.3 (0.005) (0.004) IW P TI P Q c IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O OR PROTRIO R R T T PRTI I. O OR PROTRIO OT X 0.5 (0.006) PR I. 4 TRI R R OW OR RR OY. 5 T WIT IIO (b) O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T WIT IIO T XI TRI OITIO. R OT OT O T OWR RI OR T OOT. II P TW PROTRIO T TO 0.46 ( 0.08). IITR I I I X I X b c e Q Z

45 T IX (TQP 20) I O X (0.008) T Z 20 6 TI Y 5. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T,, Z TO TRI T T P. 5. IIO TO TRI T T P. 6. IIO O OT I O PROTRIO. OW PROTRIO I (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). 8. II OR PT TI (0.0003). 9. XT P O ORR I OPTIO. 5 4X (0.008) T Z 0 Z TI IITR I I I X I X R 2 R P Q 5 5 R W R R X.000 R R TOP & OTTO (0.003) ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ (0.003) T Z TIO R,, Z W TI X Q P (0.00) TI Y 3 3

46 T IX I O X (0.008) T Z 24 9 TI Y. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T P I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T,, Z TO TRI T T P. 5. IIO TO TRI T T P. 6. IIO O OT I O PROTRIO. OW PROTRIO I (0.00) PR I. IIO O I O IT R TRI T T P. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). 8. II OR PT TI (0.0003). 9. XT P O ORR I OPTIO. 6 4X (0.008) T Z 2 Z 8 3 IITR I I I X I X R 2 R P Q 5 5 R W R R X.000 R R TI,, Z TOP & OTTO (0.003) R ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ P TI Y W TI X Q P (0.00) (0.003) T Z TIO 3 32

47 IX 22 0 (OT 23) I O IIO R I IITR. 2. ITRPRT IIO TOR PR Y4.5, T I TI P e e 5X 0.0 IITR I I X e 0.95 e IX 23 0 (OT 89) I O 2. IIO R I IITR. 2. ITRPRT IIO TORI PR Y4.5, T I TI P. e e 0.0 2X 0.0 IITR I I X e.50 e

Amplifiers JFET INPUT OPERATIONAL AMPLIFIERS

Amplifiers JFET INPUT OPERATIONAL AMPLIFIERS These low cost T input operational amplifiers combine two state of the art linear technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched

More information

OPERATIONAL AMPLIFIER

OPERATIONAL AMPLIFIER The 74 was designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components. o requency ompensation Required hort ircuit

More information

MC1723C VOLTAGE REGULATOR

MC1723C VOLTAGE REGULATOR The 723 is a positive or negative voltage regulator designed to deliver load current to 50 mdc. Output current capability can be increased to several amperes through use of one or more external pass transistors.

More information

Representative Schematic Diagram. Standard Application ORDERING INFORMATION DEVICE TYPE/NOMINAL VOLTAGE MOTOROLA ANALOG IC DEVICE DATA

Representative Schematic Diagram. Standard Application ORDERING INFORMATION DEVICE TYPE/NOMINAL VOLTAGE MOTOROLA ANALOG IC DEVICE DATA The 7800, eries of positive voltage regulators are inexpensive, easytouse devices suitable for a multitude of applications that require a regulated supply of up to 00 m. ike their higher powered 7800 and

More information

LOW NOISE, JFET INPUT OPERATIONAL AMPLIFIERS

LOW NOISE, JFET INPUT OPERATIONAL AMPLIFIERS These low noise T input operational amplifiers combine two state of the art analog technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched

More information

SG3527A PULSE WIDTH MODULATOR CONTROL CIRCUITS

SG3527A PULSE WIDTH MODULATOR CONTROL CIRCUITS The 3525, 3527 pulse width modulator control circuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on chip +5. reference

More information

PRECISION OPERATIONAL AMPLIFIERS

PRECISION OPERATIONAL AMPLIFIERS The is a precision, low drift operational amplifier providing the best features of existing T and ipolar op amps. Implementation of super gain transistors allows reduction of input bias currents by an

More information

TDA1085C UNIVERSAL MOTOR SPEED CONTROLLER

TDA1085C UNIVERSAL MOTOR SPEED CONTROLLER The T085 is a phase angle triac controller having all the necessary functions for universal motor speed control in washing machines. It operates in closed loop configuration and provides two ramp possibilities.

More information

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration G417/418/419 Precision MO Analog witches Features Benefits Applications 1-V Analog ignal Range On-Resistance r (on) : 2 Fast witching Action t ON : 1 ns Ultra Low Power Requirements P :3 nw TTL and MO

More information

SEMICONDUCTOR TECHNICAL DATA VOLTAGE CONTROLLED MULTIVIBRATOR. Not Recommended for New Designs

SEMICONDUCTOR TECHNICAL DATA VOLTAGE CONTROLLED MULTIVIBRATOR. Not Recommended for New Designs IONUTOR TNI T The 1658 is a voltage controlled multivibrator which provides appropriate level shifting to produce an output compatible with III and 10,000 logic levels. requency control is accomplished

More information

LM148 Low Power Quad 741 Operational Amplifier

LM148 Low Power Quad 741 Operational Amplifier Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with

More information

Integrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated

Integrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated reescale emiconductor Technical Data Integrated ilicon Pressure ensor ltimeter/arometer Pressure ensor On-hip ignal onditioned, Temperature ompensated and alibrated The PX4115 series is designed to sense

More information

Quad SPST CMOS Analog Switches

Quad SPST CMOS Analog Switches Quad PT MO Analog witches Low On-Resistance: Low Leakage: 8 pa Low Power onsumption:.2 mw Fast witching Action t ON : 1 ns Low harge Injection Q: 1 p G21A/G22 Upgrades TTL/MO-ompatible Logic ingle upply

More information

N-C hannel E nhancement Mode Field E ffect Transistor. T O-251(l-P AK ) (T A=25 C unles s otherwis e noted) 25 C 70 C IDM P D.

N-C hannel E nhancement Mode Field E ffect Transistor. T O-251(l-P AK ) (T A=25 C unles s otherwis e noted) 25 C 70 C IDM P D. amhop Microelectronics C orp. T U/1955NL N-C hannel E nhancement Mode Field E ffect Transistor rp,12 25 ver1.2 P R OUC T UMMR Y V I R (ON) ( m Ω ) Max 55V 55 @ V G = V 8 @ VG = 4.5V F E T UR E uper high

More information

AOZ6115 High Performance, Low R ON, SPST Analog Switch

AOZ6115 High Performance, Low R ON, SPST Analog Switch OZ6115 High Performance, Low R ON, PT nalog witch General Description The OZ6115 is a high performance single-pole single-throw (PT), low power, TTL-compatible bus switch. The OZ6115 can handle analog

More information

General Purpose Transistors

General Purpose Transistors General Purpose Transistors PNP Silicon Moisture Sensitivity Level: 1 ESD Rating Human Body Model: >4000 ESD Rating Machine Model: >400 Pb-Free Packages are Available LB856ALT1G Series 3 MAXIMUM RATINGS

More information

Quad SPST CMOS Analog Switches

Quad SPST CMOS Analog Switches Quad PT MO Analog witches ERIPTION The G441/442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The G441 has a normally closed function.

More information

STS3401. P -C hannel E nhancement Mode MOS FE T. ABS OLUTE MAXIMUM R ATINGS (T A=25 C unless otherwise noted) THE R MAL C HAR AC TE R IS TIC S

STS3401. P -C hannel E nhancement Mode MOS FE T. ABS OLUTE MAXIMUM R ATINGS (T A=25 C unless otherwise noted) THE R MAL C HAR AC TE R IS TIC S T341 P - hannel E nhancement Mode MO FE T P R ODU T UMMR Y V D ID -3V -3 F E T UR E ( m W ) Max R D (ON) 7 @ V = -1V 1 @ V = -4.V uper high dee cell design for low R D (ON ). R ugged and reliable. OT-23

More information

Low-Power, High-Speed CMOS Analog Switches

Low-Power, High-Speed CMOS Analog Switches New Product G1B/3B/5B Low-Power, High-peed MO Analog witches FEATURE BENEFIT APPLIATION 44-V upply Max Rating 15-V Analog ignal Range On-Resistance r (on) : 23 Low Leakage I (on) : pa Fast witching t ON

More information

Improved, Dual, High-Speed Analog Switches

Improved, Dual, High-Speed Analog Switches -477; Rev ; 6/ Improved, ual, High-peed Analog witches General escription Maxim's redesigned G4// analog switches now feature guaranteed low on-resistance matching between switches (Ω max) and guaranteed

More information

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00 TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface

More information

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output) 74UPG9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8 V to.6 V V Supply Operation.6 V Over-Voltage Tolerant I/Os at V from 0.8V to.6 V Extremely High Speed

More information

Features Lead free as standard RoHS compliant* Leadless Low stored charge

Features Lead free as standard RoHS compliant* Leadless Low stored charge *RoHS OMPLINT 6 Features Lead free as standard RoHS compliant* Leadless Low stored charge pplications ellular phones Ps esktop Ps and notebooks igital cameras MP3 players 85-xxxx products are currently

More information

KHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description

KHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description SIUTR TI T 26P//2 S I T TRSISTR eneral escription 26P This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.

More information

L4970A 10A SWITCHING REGULATOR

L4970A 10A SWITCHING REGULATOR L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE

More information

KHB9D5N20P1/F1/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description

KHB9D5N20P1/F1/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description SIUTR TI T 952P1/1/2 S I T TRSISTR eneral escription 952P1 This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.

More information

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT 9-728; Rev ; 9/0 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (Ω max) and guaranteed on-resistance flatness over the signal

More information

IRF7805. HEXFET Chip-Set for DC-DC Converters. Absolute Maximum Ratings. Thermal Resistance. 1 PD 91746E SO-8.

IRF7805. HEXFET Chip-Set for DC-DC Converters. Absolute Maximum Ratings. Thermal Resistance.  1 PD 91746E SO-8. P 9746E HEXFET Chip-et for C-C Converters N Channel pplication pecific MOFETs Ideal for Mobile C-C Converters Low Conduction Losses Low witching Losses 2 8 7 escription This new device employs advanced

More information

IGBT Designer s Manual

IGBT Designer s Manual IGBT Designer s Manual Data Sheets The IGBT devices listed in this Designer s Manual represent International Rectifier s IGBT line as of August, 994. The data presented in this manual supersedes all previous

More information

Characteristic Symbol Value Units V GSS

Characteristic Symbol Value Units V GSS NEW PROUCT Features Low On-Resistance: R S(ON) Low Gate Threshold Voltage Low Input Capacitance Fast Switching Speed Low Input/Output Leakage Complementary Pair lso vailable in Lead Free Version Mechanical

More information

74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output) 74UP1G9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8V to.v V Supply Operation.V Over-Voltage Tolerant I/Os at V from 0.8V to.v Extremely High Speed tpd

More information

EV Series 1.5 Amp Sensitive SCRs. Description. Features. Surge capability > 15Amps Blocking voltage (V DRM / V RRM.

EV Series 1.5 Amp Sensitive SCRs. Description. Features. Surge capability > 15Amps Blocking voltage (V DRM / V RRM. Sx02xS Series RoHS Description New mp sensitive gate SR series offers high static dv/dt with low turn off time (tq) through small die planar construction design. ll SR s junctions are glasspassivated to

More information

MC MC35172 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS.. GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2.1MHz, 2V/µs

MC MC35172 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS.. GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2.1MHz, 2V/µs MC3372 MC3572 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2MHz, 2/µs SINGLE (OR DUAL) SUPPLY OPERATION FROM +4 TO +44 (±2 TO ±22) WIDE INPUT COMMON MODE

More information

IRGPC50F Fast Speed IGBT

IRGPC50F Fast Speed IGBT INSULATED GATE BIPOLAR TRANSISTOR PD - 9.695A Fast Speed IGBT Features Switching-loss rating includes all "tail" losses Optimized for medium operating frequency ( to khz) See Fig. for urrent vs. Frequency

More information

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package. Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2

More information

SGM8707 Micro-Power, CMOS Input, RRIO, 1.4V, Push-Pull Output Comparator

SGM8707 Micro-Power, CMOS Input, RRIO, 1.4V, Push-Pull Output Comparator GENERAL DESCRIPTION The is an ultra low power comparator with a typical power supply current of 3nA. It has the best-in-class power supply current versus propagation delay performance. The propagation

More information

Precision CMOS Analog Switches

Precision CMOS Analog Switches Precision MO Analog witches G417, G418, G419 ERIPTION The G417, G418, G419 monolithic MO analog switches were designed to provide high performance switching of analog signals. ombining low power, low leakages,

More information

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00 TENIL T IN743 8-Input NN ate The IN743 is high-speed Si-gate MOS device and is compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface to MOS,

More information

Characteristic Symbol Value Unit Output Current I out 150 ma

Characteristic Symbol Value Unit Output Current I out 150 ma LBNB ma LOAD SWITH FEATURING OMPLEMENTARY BIPOLAR TRANSISTORS NEW PRODUT General Description LMNB is best suited for applications where the load needs to be turned on and off using control circuits like

More information

PH5504A2NA1. Ambient Light Sensor DESCRIPTION FEATURES APPLICATIONS. R08DS0067EJ0100 Rev.1.00 Nov 05, 2012 DISCONTINUED

PH5504A2NA1. Ambient Light Sensor DESCRIPTION FEATURES APPLICATIONS. R08DS0067EJ0100 Rev.1.00 Nov 05, 2012 DISCONTINUED Ambient Light Sensor DESCRIPTION Data Sheet The is an ambient light sensor with a photo diode and current amplifier. This product has spectral characteristics close to human eye sensitivity and outputs

More information

Top View Bottom View Internal Schematic (Top View)

Top View Bottom View Internal Schematic (Top View) W P M3415FY4Q P-H HM M MF Product ummary B) -16 ) max 39mΩ @ = -4.5 52mΩ @ = -2.5 65mΩ @ = -1.8 escription and pplications max = +25-2.5-2.1-1.8 his MF is designed to minimize the on-state resistance ))

More information

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS SEIODUTOR TEHI DT High Performance Silicon ate OS The 54/74H02 is identical in pinout to the S02. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with

More information

Low-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches

Low-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches 19-0439; Rev 1; 3/96 ow-ost, ow-voltage, Quad, SPST, General escription The 4066/4066 quad, SPST, MOS analog switches are designed to provide superior performance over the industry-standard devices. These

More information

DMC3016LDV. Product Summary. Features ADVANCED INFORMATION. Mechanical Data. Description. Applications. Ordering Information (Note 4)

DMC3016LDV. Product Summary. Features ADVANCED INFORMATION. Mechanical Data. Description. Applications. Ordering Information (Note 4) YYWW VNE INFORMTION OMPLEMENTRY PIR ENHNEMENT MOE MOSFET PowerI Product Summary evice V (BR)SS R S(ON) Max Q 3V Q -3V escription mω @ V = V 7mΩ @ V = 4.V I Max T = + 8 mω @ V = -V - 38mΩ @ V = -4.V - This

More information

5V/400mA Low Drop Voltage ILE4275 TECHNICAL DATA

5V/400mA Low Drop Voltage ILE4275 TECHNICAL DATA TECHNICAL DATA 5V/400mA Low Drop Voltage ILE4275 is integrated circuits of voltage regulator 5V/400 ma with low-drop voltage. The IC of voltage regulator 5V/400 ma are purposed to supply DC voltage 5V

More information

CD54/74HC30, CD54/74HCT30

CD54/74HC30, CD54/74HCT30 /70, /7T0 ata sheet acquired from arris Semiconductor SS ugust 997 - Revised September 00 igh Speed MOS Logic -Input NN ate [ /Title ( 0, 7 0, 7 T0) /Subject (igh Speed MOS Logic - eatures uffered Inputs

More information

AOZ Ω Low-Voltage Dual-DPDT Analog Switch

AOZ Ω Low-Voltage Dual-DPDT Analog Switch 0.3Ω Low-Voltage Dual-DPDT nalog witch General Description The OZ6274 is a dual Double-Pole, Double-Throw (DPDT) analog switch that is designed to operate from a single 1.65V to 4.3V supply. The OZ6274

More information

Precision, Quad, SPDT, CMOS Analog Switch

Precision, Quad, SPDT, CMOS Analog Switch 19-0189; Rev 1; 6/99 Precision, Quad, SPDT, MOS Analog Switch General Description The is a precision, quad, single-pole doublethrow (SPDT) analog switch. The four independent switches operate with bipolar

More information

IRGPC40UD2 UltraFast CoPack IGBT

IRGPC40UD2 UltraFast CoPack IGBT INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT REOVERY DIODE PD - 9.88A UltraFast opack IGBT Features Switching-loss rating includes all "tail" losses HEXFRED TM soft ultrafast diodes Optimized

More information

FDS V P-Channel PowerTrench MOSFET

FDS V P-Channel PowerTrench MOSFET F685 V P-Channel PowerTrench MOFET Features 8. A, V R (ON) =.7 Ω @ V G = V R (ON) =.35 Ω @ V G =.5 V Fast switching speed High performance trench technology for extremely low R (ON) High power and current

More information

Symbol Parameter Test Conditions Value Unit Sxx15L T C. = 90 C 15 RMS on-state current Sxx16R = 90 C 9.5 I T(AV) Sxx16R

Symbol Parameter Test Conditions Value Unit Sxx15L T C. = 90 C 15 RMS on-state current Sxx16R = 90 C 9.5 I T(AV) Sxx16R Sxx15x & Sxx16x Series RoHS Description Excellent unidirectional switches for phase control applications such as heating and motor speed controls. Standard phase control SRs are triggered with few milliamperes

More information

AOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236

AOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236 0.35 Ω Low-Voltage Dual PDT nalog witch General Description The OZ6236 is a 0.35 Ω low-voltage Dual ingle Pole Double Throw (PDT) analog switch. The OZ6236 operates from a single 1.65 V to 4.3 V supply.

More information

PI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram.

PI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram. PI53158 OINY M Low Voltage Dual PD n a log witch Features CMO echnology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail ignal Range Control Input Overvoltage

More information

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package. Rev. 02 14 July 2005 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD)

More information

STM8309. Dual Enhancement Mode Field Effect Transistor ( N and P Channel) ABSOLUTE MAXIMUM RATINGS (TA=25 C unless otherwise noted)

STM8309. Dual Enhancement Mode Field Effect Transistor ( N and P Channel) ABSOLUTE MAXIMUM RATINGS (TA=25 C unless otherwise noted) SamHop Microelectronics Corp. STM39 Green Product Oct.3, 26 Dual Enhancement Mode Field Effect Traistor ( N and P Channel) PRODUCT SUMMRY (N-Channel) PRODUCT SUMMRY (P-Channel) VDSS ID RDS(ON) ( mω ) Max

More information

AOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch

AOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch OZ6135 High Performance, Low R ON, 1Ω PDT nalog witch General Description The OZ6135 is a high performance single-pole double-throw (PDT), low power, TTL-compatible bus switch. The OZ6135 can handle analog

More information

ML ML Digital to Analog Converters with Serial Interface

ML ML Digital to Analog Converters with Serial Interface OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS

More information

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply. Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed

More information

34A 32A. Part Number Case Packaging DMT10H015LCG-7 V-DFN (Type B) 2,000/Tape & Reel DMT10H015LCG-13 V-DFN (Type B) 3,000/Tape & Reel

34A 32A. Part Number Case Packaging DMT10H015LCG-7 V-DFN (Type B) 2,000/Tape & Reel DMT10H015LCG-13 V-DFN (Type B) 3,000/Tape & Reel V N-CHANNEL ENHANCEMENT MOE MOFET Product ummary BV V R (ON) Max 5mΩ @ V G = V 9.5mΩ @ V G = 6V escription and Applications I T C = +25 C 34A 32A This new generation N-Channel Enhancement Mode MOFET is

More information

Cal-Chip Electronics, Incorporated TC Series Tantalum Solid Electrolytic Capacitors - Resin Molded Chip Type, Standard Type

Cal-Chip Electronics, Incorporated TC Series Tantalum Solid Electrolytic Capacitors - Resin Molded Chip Type, Standard Type : The T Series is designed for hybrid circuit and low profile printed circuit board applications where inductance is to be minimized, or where substrate space is at a premium. They can be attached to substrates

More information

CD74HC221, CD74HCT221

CD74HC221, CD74HCT221 November 997 SEMIONDUTO D74H22, D74HT22 High Speed MOS Logic Dual Monostable Multivibrator with eset Features Description Overriding ESET Terminates Output Pulse Triggering from the Leading or Trailing

More information

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package. Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device

More information

CUSTOM MODULES (Commercial / Moisture Resistant / Hermetic)

CUSTOM MODULES (Commercial / Moisture Resistant / Hermetic) TO O (ommercial / oisture esistant / ermetic) apabilities: ustomers looking for application specific custom power modules benefit from owerex s years of experience in chip manufacturing and design / engineering.

More information

PD A N-CHANNEL MOSFET 1 D2 P-CHANNEL MOSFET. Top View SO-8. 1

PD A N-CHANNEL MOSFET 1 D2 P-CHANNEL MOSFET. Top View SO-8.  1 l l l l l Generation Technology Ultra Low On-Resistance Dual N and P Channel MOSFET Surface Mount Fully valanche Rated Description Fifth Generation HEXFETs from International Rectifier utilize advanced

More information

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC 9-88; Rev ; /7 25Ω SPST Analog Switches in SOT23-6 General Description The are dual-supply single-pole/single-throw (SPST) switches. On-resistance is 25Ω max and flat (2Ω max) over the specified signal

More information

5-V Low Drop Voltage Regulator TLE 4263

5-V Low Drop Voltage Regulator TLE 4263 5- Low Drop oltage Regulator TLE 4263 Features Output voltage tolerance ±2% 2 ma output current capability Low-drop voltage ery low standby current consumption Overtemperature protection Reverse polarity

More information

Q 1 Q 2. Characteristic Symbol Value Units GSS I D. Characteristic Symbol Value Units

Q 1 Q 2. Characteristic Symbol Value Units GSS I D. Characteristic Symbol Value Units BSS8DW OMPLEMENTARY PAIR ENHANEMENT MODE FIELD EFFET TRANSISTOR Features Low On-Resistance Low Gate Threshold oltage Low Input apacitance Fast Switching Speed Low Input/Output Leakage omplementary Pair

More information

S6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD

S6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD 6B006 0 H EGENT / OON RIVER FOR OT ATRIX L June. 000. Ver. 0.0 ontents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by

More information

IRGB4055PbF IRGS4055PbF

IRGB4055PbF IRGS4055PbF Features l Advanced Trench IGBT Technology l Optimized for Sustain and Energy Recovery circuits in PDP applications l Low V E(on) and Energy per Pulse (E PULSE TM ) for improved panel efficiency l High

More information

A product Line of Diodes Incorporated. Description

A product Line of Diodes Incorporated. Description product Line of PI53157 OTiny TM Low Voltage Dual PDT nalog witch 2:1 Mux/DeMux Bus witch Features CMO Technology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail

More information

IN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

IN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT 9-4728; Rev 7; 9/08 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (3Ω max) and guaranteed on-resistance flatness over the

More information

MMBT3904-G (NPN) General Purpose Transistor. RoHS Device. Features. Maximum Ratings (at TA=25 C unless otherwise noted) Thermal Characteristics SOT-23

MMBT3904-G (NPN) General Purpose Transistor. RoHS Device. Features. Maximum Ratings (at TA=25 C unless otherwise noted) Thermal Characteristics SOT-23 MMBT904-G (NPN) RoHS Device Features -Epitaxial planar die construction -s complementary type, the PNP transistor MMBT904-G is recommended 0.0 (.) 0.047 (.0) SOT- 0.0 (.04) 0. (.80) 0.080 (.04) 0.070 (.78)

More information

Top View. Internal Schematic. Part Number Case Packaging DMT10H025SSS-13 SO-8 2,500/Tape & Reel

Top View. Internal Schematic. Part Number Case Packaging DMT10H025SSS-13 SO-8 2,500/Tape & Reel V N-CHANNEL ENHANCEMENT MOE MOFET Product ummary BV V R (ON) Max I Max T A = +25 C 23mΩ @ V G = V 7.4A 3mΩ @ V G = 6V 6.5A escription and Applications This MOFET is designed to minimize the on-state resistance

More information

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C 19-; Rev 2; 12/96 µ µ µ µ PART TEMP. RANGE PIN-PACKAGE CPA CSA EPA C to +7 C C to +7 C -4 C to +8 C 8 Plastic DIP 8 SO 8 Plastic DIP ESA -4 C to +8 C 8 SO CPA C to +7 C 8 Plastic DIP CSA C to +7 C 8 SO

More information

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES TL0, TL0, TL0, TL0 P-MO NLOG WITCHE L0 D, JUNE 9 REVIED OCTOBER 9 witch ± 0-V nalog ignals TTL Logic Capability -to 0-V upply Ranges Low (00 Ω) On-tate Resistance High (0 Ω) Off-tate Resistance -Pin Functions

More information

S-57M1 Series HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Package. ABLIC Inc., Rev.1.

S-57M1 Series HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Package.     ABLIC Inc., Rev.1. www.ablic.com www.ablicinc.com HIGH-SPEED BIPOLAR HALL EFFECT LATCH ABLIC Inc., 2011-2013 Rev.1.2_02 The, developed by CMOS technology, is a high-accuracy Hall IC that operates with a high-sensitivity,

More information

MC74VHCT157A. Quad 2 Channel Multiplexer

MC74VHCT157A. Quad 2 Channel Multiplexer MTA Quad hannel Multiplexer The MTA is an advanced high speed MO quad channel multiplexer fabricated with silicon gate MO technology. It achieves high speed operation similar to equivalent Bipolar chottky

More information

5-V Low Drop Fixed Voltage Regulator TLE 4275

5-V Low Drop Fixed Voltage Regulator TLE 4275 5-V Low Drop Fixed Voltage Regulator TLE 4275 Features Output voltage 5 V ± 2% Very low current consumption Power-on and undervoltage reset Reset low down to V Q = 1 V Very low-drop voltage Short-circuit-proof

More information

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409 a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS

More information

Dual 4-Input AND Gate

Dual 4-Input AND Gate TENIAL DATA Dual 4-Input AND ate The is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND function. Outputs Directly Interface

More information

Green. Features I D T C = +25 C 150A 100A. Pin1. Top View Pin Configuration

Green. Features I D T C = +25 C 150A 100A. Pin1. Top View Pin Configuration Product ummary BV 3V R (ON).mΩ @ V G = V 3.mΩ @ V G = 4.5V escription and Applications I T C = +5 C 5A A This new generation MOFET is designed to minimize R (ON), yet maintain superior switching performance.

More information

Quad SPST CMOS Analog Switch

Quad SPST CMOS Analog Switch Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power

More information

Low Drift, Low Power Instrumentation Amplifier AD621

Low Drift, Low Power Instrumentation Amplifier AD621 a FEATURES EASY TO USE Pin-Strappable Gains of 0 and 00 All Errors Specified for Total System Performance Higher Performance than Discrete In Amp Designs Available in -Lead DIP and SOIC Low Power,.3 ma

More information

30V GS = 10V 6.2nC

30V GS = 10V 6.2nC pplications l Control MOSFET of Sync-Buck Converters used for Notebook Processor Power l Control MOSFET for Isolated C-C Converters in Networking Systems Benefits l Very Low Gate Charge l Very Low R S(on)

More information

V DSS R DS(on) max Qg. 30V GS = 10V 30nC. 170 P A = 25 C Power Dissipation 2.5 P A = 70 C Power Dissipation Linear Derating Factor

V DSS R DS(on) max Qg. 30V GS = 10V 30nC. 170 P A = 25 C Power Dissipation 2.5 P A = 70 C Power Dissipation Linear Derating Factor pplications l Synchronous MOSFET for Notebook Processor Power l Synchronous Rectifier MOSFET for Isolated C-C Converters Benefits l Very Low R S(on) at 4.5V V GS l Ultra-Low Gate Impedance l Fully Characterized

More information

Gate Protection Diode. Part Number Case Packaging DMP3018SSS-13 SO-8 2,500/Tape & Reel

Gate Protection Diode. Part Number Case Packaging DMP3018SSS-13 SO-8 2,500/Tape & Reel P-CHANNEL ENHANCEMENT MOE MOFET Product ummary Features and Benefits Low On-Resistance BV -3V R (ON) Max 2mΩ @ V G = -V 2mΩ @ V G = -4.5V I Max T A = +25 C -.5A -8.A Low Input Capacitance Fast witching

More information

MC10H130. Dual Latch. Features MARKING DIAGRAMS* Table 1. TRUTH TABLE. Figure 1. Logic Diagram. Figure 2.

MC10H130. Dual Latch.   Features MARKING DIAGRAMS* Table 1. TRUTH TABLE. Figure 1. Logic Diagram. Figure 2. 00 ual atch escription The 00 is a E 0 part which is a functional/pinout duplication of the standard E 0 family part, with 00% improvement in clock speed and propagation delay and no increase in power

More information

Green -14.5A. Pin1. Part Number Compliance Case Packaging DMP4015SPS-13 Standard POWERDI ,500 / Tape & Reel

Green -14.5A. Pin1. Part Number Compliance Case Packaging DMP4015SPS-13 Standard POWERDI ,500 / Tape & Reel reen MP45P 4V P-HNNEL ENHNEMENT MOE MOFET POWERI Product ummary Features and Benefits NEW PROUT V (BR) -4V escription R (on) max I T = +25 mω @ V = -V -7 5mΩ @ V = -4.5V -4.5 This new generation MOFET

More information

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground). Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and

More information

79L05-SMD. Negative voltage regulators. Features. Description 79L05 SMD (SO-8)

79L05-SMD. Negative voltage regulators. Features. Description 79L05 SMD (SO-8) 79L05-SMD 79L05 SMD (SO-8) Negative voltage regulators Features Output current up to 100 s of -5; -6; -8; -9; -12; -15 Thermal overload protection Short circuit protection No external components are required

More information

CD54/74AC153, CD54/74ACT153

CD54/74AC153, CD54/74ACT153 CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject

More information

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output

More information

KF80N08P/F N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description TO-220IS (1)

KF80N08P/F N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description TO-220IS (1) SINUTR TNI T N NN S I T TRNSISTR eneral escription 80N08P It s mainly suitable for low voltage applications such as automotive, / converters and a load switch in battery powered applications TURS V SS

More information

20V N-Channel Enhancement-Mode MOSFET

20V N-Channel Enhancement-Mode MOSFET 20V N-Channel Enhancement-Mode MOSFET VDS= 20V RDS(ON), Vgs@4.5V, Ids@5.0 = 41m RDS(ON), Vgs@2.5V, Ids@4.5 = 47m Features dvanced trench process technology High Density Cell Design For Ultra Low On-Resistance

More information

5-V Low Drop Fixed Voltage Regulator TLE

5-V Low Drop Fixed Voltage Regulator TLE 5- Low Drop Fixed oltage Regulator TLE 471- Features Output voltage tolerance ±% Low-drop voltage Integrated overtemperature protection Reverse polarity protection Input voltage up to 4 Overvoltage protection

More information

SMPS MOSFET. V DSS R DS(on) max (mω)

SMPS MOSFET. V DSS R DS(on) max (mω) P- 94094A SMPS MOSFET IRF7477 Applications l High Frequency Synchronous Buck Converters for Computers and Communications Benefits l Ultra-Low Gate Impedance l Very Low R S(on) l Fully Characterized Avalanche

More information

IRF9530, RF1S9530SM. 12A, 100V, Ohm, P-Channel Power MOSFETs. Features. Ordering Information. Symbol. Packaging

IRF9530, RF1S9530SM. 12A, 100V, Ohm, P-Channel Power MOSFETs. Features. Ordering Information. Symbol. Packaging IRF953, RF1953M 12A, 1V,.3 Ohm, P-Channel Power MOFETs These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOFETs designed, tested, and guaranteed

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

ILD1/ 2/ 5 / ILQ1/ 2/ 5

ILD1/ 2/ 5 / ILQ1/ 2/ 5 ILD/ 2/ 5 / ILQ/ 2/ 5 Optocoupler, Phototransistor Output (Dual, Quad hannel) Features urrent Transfer Ratio at I F = 0 m Isolation Test Voltage, 5300 V RMS Lead-free component omponent in accordance to

More information

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS DISCRETE SEMICONDUCTORS DATA SHEET N-channel silicon field-effect transistors Supersedes data of April 995 File under Discrete Semiconductors, SC7 996 Jul FEATURES Interchangeability of drain and source

More information