SG3527A PULSE WIDTH MODULATOR CONTROL CIRCUITS
|
|
- Stella Kellie Brooks
- 5 years ago
- Views:
Transcription
1 The 3525, 3527 pulse width modulator control circuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on chip +5. reference is trimmed to ±% and the error amplifier has an input common mode voltage range that includes the reference voltage, thus eliminating the need for external divider resistors. sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. wide range of deadtime can be programmed by a single resistor connected between the T and ischarge pins. These devices also feature built in soft start circuitry, requiring only an external timing capacitor. shutdown pin controls both the soft start circuitry and the output stages, providing instantaneous turn off through the PW latch with pulsed shutdown, as well as soft start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft start capacitor when is below nominal. The output stages are totem pole design capable of sinking and sourcing in excess of 200 m. The output stage of the 3525 features OR logic resulting in a low output for an off state while the 3527 utilized OR logic which gives a high output when off. 8.0 to 35 Operation 5. ±.0% Trimmed Reference 00 z to 400 kz Oscillator Range eparate Oscillator ync Pin djustable eadtime ontrol Input ndervoltage ockout atching PW to Prevent ultiple Pulses Pulse by Pulse hutdown ual ource/ink Outputs: ±400 m Peak P WIT OTOR OTRO IRIT 6 6 Inv. Input oninv. Input IOTOR TI T IX PTI P 648 W IX PTI P 75 (O 6) PI OTIO ync ref Output 6 ref 5 2 round 4 O Output 3 ync 6 RT 5 T 7 ischarge 9 ompensation I. Input 2 oninv. Input 8 oft tart 0 hutdown Reference Regulator rror mp + 5.0k Oscillator Representative lock iagram To Internal ircuitry + PW 50µ 5.0k R nder oltage ockout / atch R Q Q OR OR 3 Output 4 Output 3525 Output tage 3 Output OR OR Output Output tage O. Output evice T RT ischarge oft tart W (Top iew) Operating Temperature Range round Output hutdown ORRI IORTIO T = 0 to +70 ompensation Package Plastic IP O 6 Plastic IP OTORO O I I T 3 69
2 XI RTI (ote ) Rating ymbol alue nit upply oltage +40 dc ollector upply oltage +40 dc ogic Inputs 0.3 to +5.5 nalog Inputs 0.3 to Output urrent, ource or ink IO ±500 m Reference Output urrent Iref 50 m Oscillator harging urrent 5.0 m Power issipation (Plastic & eramic Package) T = +25 (ote 2) T = +25 (ote 3) P Thermal Resistance unction to ir Rθ 00 /W Thermal Resistance unction to ase Rθ 60 /W Operating unction Temperature T +50 torage Temperature Range Tstg 55 to +25 ead Temperature (oldering, 0 seconds) Tolder alues beyond which damage may occur. 2. erate at 0 mw/ for ambient temperatures above erate at 6 mw/ for case temperatures above +25. mw RO OPRTI OITIO haracteristics ymbol in ax nit upply oltage dc ollector upply oltage dc Output ink/ource urrent (teady tate) (Peak) Reference oad urrent Iref 0 20 m Oscillator requency Range fosc kz Oscillator Timing Resistor RT kω Oscillator Timing apacitor T µ eadtime Resistor Range R Ω Operating mbient Temperature Range T IO 0 0 ±00 ±400 m PPITIO IORTIO hutdown Options (ee lock diagram, front page) ince both the compensation and soft start terminals (Pins 9 and 8) have current source pull ups, either can readily accept a pull down signal which only has to sink a maximum of 00 µ to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins. n alternate approach is the use of the shutdown circuitry of Pin 0 which has been improved to enhance the available shutdown options. ctivating this circuit by applying a positive signal on Pin 0 performs two functions: the PW latch is immediately set providing the fastest turn off signal to the outputs; and a 50 µ current sink begins to discharge the external soft start capacitor. If the shutdown command is short, the PW signal is terminated without significant discharge of the soft start capacitor, thus, allowing, for example, a convenient implementation of pulse by pulse current limiting. olding Pin 0 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn on upon release. Pin 0 should not be left floating as noise pickup could conceivably interrupt normal operation OTORO O I I T
3 TRI RTRITI ( = +20 dc, T = Tlow to Thigh [ote 4], unless otherwise noted.) haracteristics ymbol in Typ ax nit RR TIO Reference Output oltage (T = +25 ) ref dc ine Regulation ( ) Regline 0 20 m oad Regulation (0 m I 20 m) Regload m Temperature tability ref/ T 20 m Total Output ariation Includes ine and oad Regulation over Temperature ref dc hort ircuit urrent (ref = 0, T = +25 ) I m Output oise oltage (0 z f 0 kz, T = +25 ) n µrms ong Term tability (T = +25 ) (ote 5) m/khr OITOR TIO (ote 6, unless otherwise noted.) Initial ccuracy (T = +25 ) ±2.0 ±6.0 % requency tability with oltage ( ) fosc ±.0 ±2.0 % requency tability with Temperature fosc T ±0.3 % inimum requency (RT = 50 kω, T = 0.2 µ) fmin 50 z aximum requency (RT = 2.0 kω, T =.0 n) fmax 400 kz urrent irror (IRT = 2.0 m) m lock mplitude lock Width (T = +25 ) µs ync Threshold ync Input urrent (ync oltage = +3.5 ) m RROR PIIR TIO ( = +5. ) Input Offset oltage IO m Input ias urrent II.0 0 µ Input Offset urrent IIO.0 µ Open oop ain (R 0 Ω) O d ow evel Output oltage O igh evel Output oltage O ommon ode Rejection Ratio ( ) RR d Power upply Rejection Ratio ( ) PRR d PW OPRTOR TIO inimum uty ycle min 0 % aximum uty ycle max % Input Threshold, Zero uty ycle (ote 6) th Input Threshold, aximum uty ycle (ote 6) th Input ias urrent II µ 4. T low = 0 for 3525, 3527 T high = +70 for 3525, ince long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot. 6. Tested at f osc = 40 kz (R T = 3.6 kω, T = 0.0 µ, R = 0Ω). OTORO O I I T 3 693
4 TRI RTRITI (ontinued) OT TRT TIO haracteristics ymbol in Typ ax nit oft tart urrent (shutdown = 0 ) µ oft tart oltage (shutdown = 2.0 ) hutdown Input urrent (shutdown = 2.5 ) m OTPT RIR (ach Output, = +20 ) Output ow evel (Isink = 20 m) (Isink = 00 m) Output igh evel (Isource = 20 m) (Isource = 00 m) nder oltage ockout (8 and 9 = igh) ollector eakage, = +35 (ote 7) I(leak) 200 µ Rise Time ( =.0 n, T = 25 ) tr ns all Time ( =.0 n, T = 25 ) tf ns hutdown elay ( = +3.0, = 0, T = +25 ) tds µs upply urrent ( = +35 ) I 4 20 m O O OT: 7. pplies to 3525 only, due to polarity of output pulses. ab Test ixture PW. ref 3.0k.0k.5k lock 0. 4 ync 3 RT 6 eadtime Ramp 7 00Ω omp O s c i l l a t o r Reference Regulator lip/ lop Out.0k,.0W (2) Out /I eter + = IO 2 = (+) 3 = ( ) k / + T PW 50µ 5.0k 5.0k 2 nd 8 oftstart + 5.0µ 0 ref 2.0k hutdown OTORO O I I T
5 igure. Oscillator harge Time versus RT igure 2. Oscillator ischarge Time versus R RT, TII RITOR (k Ω ) * R = 0 Ω R * 7 R T T ,000 R TI (µs), TI RITOR ( ) R Ω IR TI (µs) igure 3. rror mplifier Open oop requency Response igure 4. Output aturation haracteristics (3525) O, OT I (d) RZ = 20 k + 9 P R Z sat, TRTIO OT () = +20 T = +25 ink at, (O) ource at, ( O) k 0 k 00 k.0 0 f, RQY (z) IO, OTPT OR OR I RRT () igure 5. Oscillator chematic (3525) igure 6. rror mplifier chematic (3525) ref 6 Q Q5 Q8 7.4k 5 Q3 RT 6 T 5 3 ync 7 ischarge Q2 2 nd Q3 Q6 Q9 2.0k 4k 2.0k Q0 Q 5.0p Q4 400µ 23k Q7.0k Q2.0k 25k Q4 Ramp To PW lanking To Output Q3 3.0k O Output Inverting Q Input oninverting Input 2 200µ Q2 00µ Q To PW omparator ompensation OTORO O I I T 3 695
6 igure Output ircuit (/2 ircuit hown) Q4 Q5 Q7 Q9 5.0k Q0 3 ref Q6 Q8 Q 2.0k, 4 Output Q Q2 Q3 Q6 Omitted in k 0k 0k lock / PW igure 8. ingle nded upply igure 9. Push Pull onfiguration +supply Q To Output ilter R R nd 2 +supply R nd 2 4 R2 2 R3 Q Q2 T or single ended supplies, the driver outputs are grounded. The terminal is switched to ground by the totem pole source transistors on alternate oscillator cycles. In conventional push pull bipolar designs, forward base drive is controlled by R R3. Rapid turn off times for the power devices are achieved with speed up capacitors and 2. igure 0. riving Power T igure. riving Transformers in a alf ridge onfiguration +supply R 3 Q T +supply 3 T Q R T nd 2 4 Q nd 2 4 Q2 R2 2 The low source impedance of the output drivers provides rapid charging of power T input capacitance while minimizing external components. ow power transformers can be driven directly by the utomatic reset occurs during deadtime, when both ends of the primary winding are switched to ground OTORO O I I T
7 Tape and Reel Options In rief... otorola offers the convenience of Tape and Reel packaging for our growing family of standard integrated circuit products. Reels are available to support the requirements of both first and second generation pick and place equipment. The packaging fully conforms to the latest I 48 specification. The antistatic embossed tape provides a secure cavity, sealed with a peel back cover tape. Page Tape and Reel onfigurations Tape and Reel Information Table nalog PQ Table OTORO O I I T 2
8 Tape and Reel onfigurations echanical Polarization OI and icro 8 I Typical P I Typical PI ser irection of eed ser irection of eed P and 2P I Typical ser irection of eed OT 23 (5 Pin) I Typical OT 89 (3 Pin) I Typical OT 89 (5 Pin) I Typical ser irection of eed ser irection of eed ser irection of eed 2 2 OTORO O I I T
9 Tape and Reel onfigurations (continued) TY (Preferred) TO 92 Reel tyles TY arrier trip dhesive Tape Rounded ide arrier trip dhesive Tape lat ide ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ eed eed Rounded side of transistor and adhesive tape visible. lat side of transistor and adhesive tape visible. TY P (Preferred) dhesive Tape On Top ide TO 92 mmo Pack tyles TY dhesive Tape On Top ide Rounded ide É ÉÉ É eed arrier trip lat ide É eed ÉÉ É arrier trip abel Rounded side of transistor and adhesive tape visible. abel lat side of transistor and adhesive tape visible. tyle P ammo pack is equivalent to tyles and of reel pack dependent on feed orientation from box. tyle ammo pack is equivalent to tyle of reel pack dependent on feed orientation from box. TO 92 I Radial Tape in an old ox or On Reel W2 4 5 W W T T 2 T2 P2 P2 P P OTORO O I I T 2 3
10 Tape and Reel Information Table Package Tape Width evices() Reel ize evice (mm) per Reel (inch) uffix O 8, OP 8 2 2,500 3 R2 O 4 6 2,500 3 R2 O 6 6 2,500 3 R2 O 6, O 8+8 WI 6,000 3 R2 O 20 WI 24,000 3 R2 O 24 WI 24,000 3 R2 O 28 WI 24,000 3 R2 O 28 WI 32,000 3 R3 icro 8 2 2,500 3 R2 P 20 6,000 3 R2 P R2 P R2 P R2 P R2 P R2 TO 226 (TO 92)(2) 8 2,000 3 R, R, RP, or R (mmo Pack) only P 6 2,500 3 R 2P R4 OT 23 (5 Pin) 8 3,000 7 TR OT 89 (3/5 Pin) 2,000 7 T () inimum order quantity is reel. istributors/o customers may break lots or reels at their option, however broken reels may not be returned. (2) Integrated circuits in TO 226 packages are available in tyes and only, with optional mmo Pack (uffix RP or R). The R and RP configurations are preferred. or ordering information please contact your local otorola emiconductor ales Office. 2 4 OTORO O I I T
11 nalog PQ Table Tape/Reel and mmo Pack P OI icro 8 TO 92 P 2P OT 23 (5 Pin) OT 89 (3 Pin) OT 89 (5 Pin) Package Type Package ode PQ ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /reel ase /mmo Pack ase /reel ase /reel ase /reel ase /reel ase /reel OTORO O I I T 2 5
12 2 6 OTORO O I I T
13 Packaging Information In rief... The packaging availability for each device type is indicated on the individual data sheets and the elector uide. ll of the outline dimensions for the packages are given in this section. The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature can be found from the equation: T(max) T P(T) = Rθ(Typ) where: P(T) = Power issipation allowable at a given operating ambient temperature. This must be greater than the sum of the products of the supply voltages and supply currents at the worst case operating condition. T(max) = aximum operating unction Temperature as listed in the aximum Ratings ection. ee individual data sheets for T(max) information. T = aximum desired operating mbient Temperature Rθ(Typ) = Typical Thermal Resistance unction-to- mbient OTORO O I I T 3
14 ase Outline imensions P, P, Z IX (TO-226/TO-92) I R. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. OTOR O P YO IIO R I OTRO. 4. IIO PPI TW P. IIO PPY TW II. IIO I OTRO I P YO IIO II. 2 3 TI X X P TIO X X I IITR P R , T IX I Y TI T. IIOI TORI PR I Y4.5, OTROI IIO: I Y Q P 0.25 (0.00) Y R I IITR Q R T OTORO O I I T
15 T IX I Q P OPTIO R TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X (.092) XI. 5 5X 0.04 (0.356) T P 5X I IITR Q T, T IX I 5 Q 5X P 0.0 (0.254) T P OPTIO R 5X 0.24 (0.60) T W TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X (.092) XI. I IITR Q W T IX 34 0 I Q TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X 0.92 (0.043) XI. 5 I IITR Q P (0.04) T Q OTORO O I I T 3 3
16 T, T IX I Q 5 P TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO O OT I ITROT R (R) PROTRIO. IIO II PROTRIO OT X 0.92 (0.043) XI. I IITR Q (0.04) T Q T- IX (P) I R. IIOI TORI PR I Y4.5, OTROI IIO: I TI I IITR R P 0.3 (0.005) T T IX (P) I Y 3 4 R P 0.3 (0.005) T TI Z. IIOI TORI PR I Y4.5, OTROI IIO: I. I IITR R Z OTORO O I I T
17 P,, P, P IX I IIO TO TR O W OR PR. 2. P OTOR OPTIO (RO OR QR ORR). 3. IIOI TORI PR I Y4.5, OT 2 TI 0.3 (0.005) T IITR I , P, -4, P2 IX I WITI 0.3 (0.005) RI O TR POITIO T TI T XI TRI OITIO. 2. IIO TO TR O W OR PR. 3. IIO O OT I O. 4. RO ORR OPTIO. 4 TI I IITR P2,, P, P IX I R P 0.25 (0.00) T TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. 5. RO ORR OPTIO. I IITR OTORO O I I T 3 5
18 , P, P2, IX (IP 6) I 6 9. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. 5. ITR OTIO TW 4 5, TI 8 OT 5 6 P 6 P 0.3 (0.005) T I IITR (0.005) T P IX (IP 6) I O P R 3 P 0.25 (0.00) T TI. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O PROTRIO. 5. O OR PROTRIO OT X 0.25 (0.00). 6. RO ORR OPTIO. I IITR P R P IX I 24 Q P TI. WITI 0.3 (0.005) RI O TR POITIO T TI T XI TRI OITIO. 2. IIO TO TR O W OR PR. IITR I P Q OTORO O I I T
19 ,,, P IX I POITIO TOR O (), WITI 0.25 (0.00) T XI TRI OITIO, I RTIO TO TI OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT I O. 8 TI IITR I P IX I 28. POITIO TOR O (), WITI 0.25 (0.00) T XI TRI OITIO, I RTIO TO TI OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT I O IITR I TI P IX 7-03 I POITIO TOR O (), WITI 0.25 (0.00) T XI TRI OITIO, I RTIO TO TI OTR. 2. IIO TO TR O W OR PR. 3. IIO O OT I O. 20 TI IITR I OTORO O I I T 3 7
20 , P, P-3 IX (IP 24) I TI P 0.25 (0.00) T 24 P OT 0.25 (0.00) T. R OTOR OPTIO. 2. IIO TO TR O W OR PR. 3. IIOI TORI PR I Y4.5, OTROI IIO: I. I IITR , P, P IX I 20 TI P 0.25 (0.00) T 20 P 0.25 (0.00) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. I IITR ,, 2 IX (O-8, OP-8) I R IIOI TORI PR Y4.5, IIO R I IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 PR I. 5. IIO O OT I O PROTRIO. OW R PROTRIO 0.27 TOT I X O T IIO T XI TRI OITIO. 8 e 0.25 TI 0.0 h X 45 IITR I I X e h OTORO O I I T
21 IX (O-4) I 4 TI P 7 P 7 P 0.25 (0.00) T 0.25 (0.00) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.27 (0.005) TOT I X O T IIO T XI TRI OITIO. IITR I P R IX (O-6) I 6 TI P 0.25 (0.00) T P 8 P 0.25 (0.00) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.27 (0.005) TOT I X O T IIO T XI TRI OITIO. IITR I P R W, P IX (O-20, O 20) I X (0.25) T 8X 0X P 0.00 (0.25) TI R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.50 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. IITR I P R OTORO O I I T 3 9
22 W IX (O-24, OP (6+4+4)) I 24 TI X 2 24X 0.00 (0.25) T 22X P 0.00 (0.25) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. IITR I P R W IX (O-28, OI 28) I X P 0.00 (0.25). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. 28X 0.00 (0.25) T 26X 4 R X 45 TI IITR I P R W IX (O-6, OP 6, OP-8+8) I X 4X 0.00 (0.25) T 8 8X P TI 0.00 (0.25) R X 45. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I X O IIO T XI TRI OITIO. IITR I P R OTORO O I I T
23 IX 75 0 (O 6) I O TI 4 X 0.25 (0.00) T 6 P 0.25 (0.00) R X 45 IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O PROTRIO. 4 XI O PROTRIO 0.5 (0.006) PR I. 5 IIO O OT I R PROTRIO. OW R PROTRIO 0.27 (0.005) TOT I X O T IIO T XI TRI OITIO. IITR I P R W IX 75 0 (OP 6) I O 6 T. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O PROTRIO. 4. XI O PROTRIO 0.5 (0.006) PR I. P 0.00 (0.25) 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.005) TOT I 8 X O IIO T XI TRI OITIO. 3X 0.00 (0.25) T IITR I R X P R TI T X OTORO O I I T 3
24 762-0 Plastic edium Power Package (IP-9) I 9 R Q TI Y 0.25 (0.00) T 9 W 9 P X 0.25 (0.00) T 0.25 (0.00) T. IIOI TORI PR I Y4.5, OTROI IIO: IITR. IITR I Q R W X Y IX (P-20) I 20 Y R W (0.80) T (0.80) T Z X 0.00 (0.250) T IW. T,, TRI WR TOP O OR XIT PTI OY T O PRTI I. 2. IIO, TR POITIO TO R T T, TI. 3. IIO R O OT I O. OW O I 0.00 (0.250) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 6. T P TOP Y R T T P OTTO Y P TO 0.02 (0.300). IIO R R TRI T T OTROT XTR O T PTI OY XI O O, TI R RR, T RR ITR, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I R PROTRIO OR ITRIO. T R PROTRIO() OT T IIO TO RTR T (0.940). T R ITRIO() OT T IIO TO R T (0.635). Z R (0.80) T (0.80) T (0.00) TI IW 0.00 (0.250) T IW (0.80) T (0.80) T I IITR R W X Y Z OTORO O I I T
25 IX (P 28) I Y R (0.80) T (0.80) T Z 28 W X IW 0.00 (0.250) T Z R (0.80) T (0.80) T (0.80) T IW (0.00) TI (0.80) T 0.00 (0.250) T IW. T,, TRI WR TOP O OR XIT PTI OY T O PRTI I. 2. IIO, TR POITIO TO R T T, TI. 3. IIO R O OT I O. OW O I 0.00 (0.250) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 6. T P TOP Y R T T P OTTO Y P TO 0.02 (0.300). IIO R R TRI T T OTROT XTR O T PTI OY XI O O, TI R RR, T RR ITR, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I R PROTRIO OR ITRIO. T R PROTRIO() OT T IIO TO RTR T (0.940). T R ITRIO() OT T IIO TO R T (0.635). I IITR R W X Y Z OTORO O I I T 3 3
26 IX (P) I Y R Z 0.007(0.80) T 0.007(0.80) T X IW 0.00 (0.25) T 44 W 0.007(0.80) T Z R 0.00 (0.25) T. T,, R TRI WR TOP O OR XIT PTI OY T O PRTI I. 2. IIO, TR POITIO TO R T T, TI. 3. IIO R O OT I O. OW O I 0.00 (0.25) PR I. 4. IIOI TORI PR I Y4.5, OTROI IIO: I (0.80) T 0.007(0.80) T IW (0.0) TI IW 6. T P TOP Y R T T P OTTO Y P TO 0.02 (0.300). IIO R R TRI T T OTROT XTR O T PTI OY XI O O, TI R RR, T RR ITR, T II Y IT TW T TOP OTTO O T PTI OY. 7. IIO O OT I R PROTRIO OR ITRIO. T R PROTRIO() OT T IIO TO RTR T (0.940). T R ITRIO() OT T IIO TO R T (0.635) (0.80) T I IITR R W X Y Z IX 803 PRIIRY 20 0 P (0.005) 0 20 P 0.3 (0.005) T 0.0 (0.004) TI 6 IIOI TORI PR I Y4.5, OTROI IIO: IITR. 8 IIO O OT I O PROTRIO. 9 XI O PROTRIO 0.5 (0.008) PR I. 0 IIO O OT I R PROTRIO. OW R PROTRIO 0.3 (0.006) TOT I X O T IIO T XI TRI OITIO. IITR I * 0.488* *PPROXIT 3 4 OTORO O I I T
27 T IX (5-Pin ZIP) I PI 5X R Q P PI (0.254) T P Q Y 5X TI (0.60) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT I O OR PROTRIO. 4. IIO O OT I O OR PROTRIO. 5. O OR PROTRIO OT X 0.00 (0.250). 6. IIO O OT I R PROTRIO. OW PROTRIO (0.076) TOT I X O T IIO. T XI TRI OITIO. I IITR R R R Y T IX I P PI R 5X 7X 5 Q PI (0.254) T P Y TI 5X (0.60) T. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT I O OR PROTRIO. 4. IIO O OT I O OR PROTRIO. 5. O OR PROTRIO OT X 0.00 (0.250). 6. T 7. IIO O OT I R PROTRIO. OW PROTRIO (0.076) TOT I X O T IIO. T XI TRI OITIO. I IITR Q R Y R R OTORO O I I T 3 5
28 T IX (TQP 44) I O Z,, Z T T TI (0.008) Z 0.05 (0.002) Z 0.20 (0.008) Z PTI ÇÇÇÇ ÉÉÉÉ TI T (0.008) T Z 0.05 (0.002) T 0.20 (0.008) T Z TIO 0.20 (0.008) T Z R W Q X IW Y TI 0.0 (0.004). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, Z TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.02). IITR I R 2 R Q 5 5 R W R R X.000 R R Y 2 R 2 R 3 6 OTORO O I I T
29 IX (QP) I (0.008) T,, PI IT 0.20 (0.008) 0.05 (0.002) IW Y 3 P IW Y 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) T PTI ÇÇÇ ÉÉÉ T 0.20 (0.008) T 40X TIO 44 P W Y IW P T 0.0 (0.004). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.02). T IW P R R R R2 2 IITR I W Y R 0.08 R R R R R OTORO O I I T 3 7
30 IX I O 64 Z ,, Z TI 0.20 (0.008) Z T Z (0.002) 0.20 (0.008) Z T TI P (0.008) (0.002) T 0.20 (0.008) T T Z Z T ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ ÇÇ ÉÉÉ 0.20 (0.008) T Z TIO Y 0.0 (0.004) TI R W TI X Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, Z TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00 ) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). IITR I R 2 R P Q 5 5 R W R R X Y.000 R 2 R R 2 R 3 8 OTORO O I I T
31 IX (icro 8) I 8. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O, PROTRIO OR T RR. O, PROTRIO OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. PI I TI (0.005) 8 P 0.08 (0.003) T IITR I OTORO O I I T 3 9
32 IX (TQP 52) I TI 0.20 (0.008) 0.05 (0.002) 0.20 (0.008) TI,, (0.008) 0.05 (0.002) 0.20 (0.008) T TI T 0.02 (0.008) TIO 0.0 (0.004) TI T W TI X R Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. R OT OT O T OWR RI OR T OOT. IITR I R R Q R T W X.6 R R 3 20 OTORO O I I T
33 IX I 52 4X 4X TIP 0.20 (0.008) 0.20 (0.008) T X X=,, X IW Y IW Y PTI ÉÉÉ ÉÉÉ ÇÇÇ 0.3 (0.005) T TIO ROTT 90 OWI T 4X θ2 0.0 (0.004) T TI 4X θ3 IW (0.002) IW W θ Z θ 2 X R R 0.25 (0.00). IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T IIO O OT I R PROTRIO. R PROTRIO OT T WIT TO X 0.46 (0.08). II P TW PROTRIO T OR PROTRIO 0.07 (0.003). IITR I R R R W 0.20 R R Z.00 R R θ θ 0 0 θ2 2 R 2 R θ OTORO O I I T 3 2
34 IX I O IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. XI O 0.25 (0.00). TI 2 42 P 0.25 (0.00) T 42 P 0.25 (0.00) T I IITR IX (IP) I O IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO TO TR O W OR PR. 4. IIO O OT I O. XI O 0.25 (0.00) TI P 0.25 (0.00) T 56 P 0.25 (0.00) T I IITR OTORO O I I T
35 , T IX (TQP 32) I TI (0.008) 0.05 (0.002) 0.20 (0.008) P,, TI (0.008) 0.05 (0.002) 0.20 (0.008) T TI 0.20 (0.008) TIO IW ROTT 90 OWI TI T 0.0 (0.004) T TI X T R Q. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T, TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I 0.25 (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. R OT OT O T OWR RI OR T OOT. IITR I R R P Q R T X.00 R R OTORO O I I T 3 23
36 T IX (23-Pin ZIP) I 23. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. IIO R O OT I O OR PROTRIO. 4. IIO O OT I O OR PROTRIO. 5. O OR PROTRIO OT X 0.00 (0.250). 6. IIO O OT I R PROTRIO. OW PROTRIO (0.076) TOT I X O T IIO T XI TRI OITIO. R PI P PI 23 23X 0.00 (0.254) T Q Y 23X W TI (0.60) T I IITR P R R R W Y OTORO O I I T
37 T IX (TQP 48) I 48 P 4X (0.008) T Z 9 TI Y ,, Z TI Y 3 24 Z TOP & OTTO R 4X (0.008) T Z (0.00) (0.003) TI W X Q T ÇÇÇ ÇÇÇ ÉÉÉ (0.003) T Z TIO. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T,, Z TO TRI T T. 5. IIO TO TRI T TI. 6. IIO O OT I O PROTRIO. OW PROTRIO I (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). 8. II OR PT TI (0.0003). 9. XT P O ORR I OPTIO. IITR I I I R 2 R P I 0.00 I Q 5 5 R W R R X.000 R R OTORO O I I T 3 25
38 2T IX I TRI 4. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. T OTOR OPTIO WITI IIO. 4. IIO TI II OTI R OR TRI IIO O OT I O OR T PROTRIO. O T PROTRIO OT TO X (0.635) XI (0.254) T OPTIO R I IITR R.295 R X 3.75 X R.270 R P R 5 R 5 R 0.6 R R I I I I P R 2T IX (2P) I 0.00 (0.254) T OPTIO R TRI 6. IIOI TORI PR I Y4.5, OTROI IIO: I. 3. T OTOR OPTIO WITI IIO. 4. IIO TI II OTI R OR TRI IIO O OT I O OR T PROTRIO. O T PROTRIO OT TO X (0.635) XI. I IITR R.270 R P R 5 R 5 R 0.6 R R I I I I R P 3 26 OTORO O I I T
39 T, T IX (TOP 20) I 0.5 (0.006) T 0.5 (0.006) T 2X /2 PI IT 0.00 (0.004) TI X R 0.0 (0.004) T ÍÍÍÍ ÍÍÍÍ TIO TI 0.25 (0.00) TI W. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O, PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6. TRI R R OW OR RR OY. 7. IIO R TO TRI T T W. IITR I T IX (TOP 6, TOP 6) I O 0.5 (0.006) T 0.5 (0.006) T PI IT. 2X /2 6X R 0.0 (0.004) T ÇÇÇ ÇÇÇ ÉÉÉ TIO 0.25 (0.00) TI. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O. PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6. TRI R R OW OR RR OY. 7. IIO R TO TRI T T W. IITR I (0.004) TI W TI OTORO O I I T 3 27
40 T IX (TOP 4) I O (0.006) T 0.5 (0.006) T 0.0 (0.004) TI 2X /2 PI IT. 4 4X R 0.0 (0.004) T (0.00) 7 TI ÇÇÇ ÉÉ TIO TI W IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O, PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4 IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5 IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6 TRI R R OW OR RR OY. 7 IIO R TO TRI T T W. IITR I OTORO O I I T
41 T IX I O (0.006) T 24X R 0.0 (0.004) T 0.5 (0.006) T 2X /2 PI IT IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. IIO O OT I O, PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4. IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5. IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6. TRI R R OW OR RR OY. 7. IIO R TO TRI T T W. 0.0 (0.004) TI W IITR I TI ÇÇÇ ÉÉÉ TIO TI 0.25 (0.00) OTORO O I I T 3 29
42 T IX (TOP 8) I O (0.006) T 0.5 (0.006) T 0.0 (0.004) TI PI IT. 2X / x R 0.0 (0.004) T TI TI 0.25 (0.00) ÇÇÇ ÉÉ TIO W IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O. PROTRIO OR T RR. O OR T RR OT X 0.5 (0.006) PR I. 4 IIO O OT I ITR OR PROTRIO. ITR OR PROTRIO OT X 0.25 (0.00) PR I. 5 IIO O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T IIO T XI TRI OITIO. 6 TRI R R OW OR RR OY. 7 IIO R TO TRI T T W. IITR I IX (I 20) I O e 20 0 Z b 0.3 (0.005) (0.004) IW P TI P Q c IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3 IIO O OT I O OR PROTRIO R R T T PRTI I. O OR PROTRIO OT X 0.5 (0.006) PR I. 4 TRI R R OW OR RR OY. 5 T WIT IIO (b) O OT I R PROTRIO. OW R PROTRIO 0.08 (0.003) TOT I X O T WIT IIO T XI TRI OITIO. R OT OT O T OWR RI OR T OOT. II P TW PROTRIO T TO 0.46 ( 0.08). IITR I b c e Q Z OTORO O I I T
43 T IX (TQP 20) I O X (0.008) T Z 20 6 TI Y 5. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T,, Z TO TRI T T. 5. IIO TO TRI T T. 6. IIO O OT I O PROTRIO. OW PROTRIO I (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). 8. II OR PT TI (0.0003). 9. XT P O ORR I OPTIO. 5 4X (0.008) T Z 0 Z TI IITR I R 2 R P Q 5 5 R W R R X.000 R R TOP & OTTO (0.003) ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ (0.003) T Z TIO R,, Z W TI X Q (0.00) TI Y OTORO O I I T 3 3
44 T IX I O X (0.008) T Z 24 9 TI Y. IIOI TORI PR I Y4.5, OTROI IIO: IITR. 3. T I OT T OTTO O I OIIT WIT T WR T XIT T PTI OY T T OTTO O T PRTI I. 4. T,, Z TO TRI T T. 5. IIO TO TRI T T. 6. IIO O OT I O PROTRIO. OW PROTRIO I (0.00) PR I. IIO O I O IT R TRI T T. 7. IIO O OT I R PROTRIO. R PROTRIO OT T IIO TO X (0.04). 8. II OR PT TI (0.0003). 9. XT P O ORR I OPTIO. 6 4X (0.008) T Z 2 Z 8 3 IITR I R 2 R P Q 5 5 R W R R X.000 R R TI,, Z TOP & OTTO (0.003) R ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ P TI Y W TI X Q (0.00) (0.003) T Z TIO 3 32 OTORO O I I T
45 IX 22 0 (OT 23) I O IIO R I IITR. 2. ITRPRT IIO TOR PR Y4.5, T I TI e e 5X 0.0 IITR I I X e 0.95 e IX 23 0 (OT 89) I O 2. IIO R I IITR. 2. ITRPRT IIO TORI PR Y4.5, T I TI. e e 0.0 2X 0.0 IITR I I X e.50 e OTORO O I I T 3 33
Amplifiers JFET INPUT OPERATIONAL AMPLIFIERS
These low cost T input operational amplifiers combine two state of the art linear technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched
More informationOPERATIONAL AMPLIFIER
The 74 was designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components. o requency ompensation Required hort ircuit
More informationMC1723C VOLTAGE REGULATOR
The 723 is a positive or negative voltage regulator designed to deliver load current to 50 mdc. Output current capability can be increased to several amperes through use of one or more external pass transistors.
More informationMC33076P2 DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER
The 33076 operational amplifier employs bipolar technology with innovative high performance concepts for audio and industrial applications. This device uses high frequency PP input transistors to improve
More informationRepresentative Schematic Diagram. Standard Application ORDERING INFORMATION DEVICE TYPE/NOMINAL VOLTAGE MOTOROLA ANALOG IC DEVICE DATA
The 7800, eries of positive voltage regulators are inexpensive, easytouse devices suitable for a multitude of applications that require a regulated supply of up to 00 m. ike their higher powered 7800 and
More informationLOW NOISE, JFET INPUT OPERATIONAL AMPLIFIERS
These low noise T input operational amplifiers combine two state of the art analog technologies on a single monolithic integrated circuit. ach internally compensated operational amplifier has well matched
More informationPRECISION OPERATIONAL AMPLIFIERS
The is a precision, low drift operational amplifier providing the best features of existing T and ipolar op amps. Implementation of super gain transistors allows reduction of input bias currents by an
More informationTDA1085C UNIVERSAL MOTOR SPEED CONTROLLER
The T085 is a phase angle triac controller having all the necessary functions for universal motor speed control in washing machines. It operates in closed loop configuration and provides two ramp possibilities.
More informationSEMICONDUCTOR TECHNICAL DATA VOLTAGE CONTROLLED MULTIVIBRATOR. Not Recommended for New Designs
IONUTOR TNI T The 1658 is a voltage controlled multivibrator which provides appropriate level shifting to produce an output compatible with III and 10,000 logic levels. requency control is accomplished
More informationDG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration
G417/418/419 Precision MO Analog witches Features Benefits Applications 1-V Analog ignal Range On-Resistance r (on) : 2 Fast witching Action t ON : 1 ns Ultra Low Power Requirements P :3 nw TTL and MO
More informationIntegrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated
reescale emiconductor Technical Data Integrated ilicon Pressure ensor ltimeter/arometer Pressure ensor On-hip ignal onditioned, Temperature ompensated and alibrated The PX4115 series is designed to sense
More informationL4970A 10A SWITCHING REGULATOR
L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE
More informationLow-Power, High-Speed CMOS Analog Switches
New Product G1B/3B/5B Low-Power, High-peed MO Analog witches FEATURE BENEFIT APPLIATION 44-V upply Max Rating 15-V Analog ignal Range On-Resistance r (on) : 23 Low Leakage I (on) : pa Fast witching t ON
More informationLM148 Low Power Quad 741 Operational Amplifier
Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with
More informationN-C hannel E nhancement Mode Field E ffect Transistor. T O-251(l-P AK ) (T A=25 C unles s otherwis e noted) 25 C 70 C IDM P D.
amhop Microelectronics C orp. T U/1955NL N-C hannel E nhancement Mode Field E ffect Transistor rp,12 25 ver1.2 P R OUC T UMMR Y V I R (ON) ( m Ω ) Max 55V 55 @ V G = V 8 @ VG = 4.5V F E T UR E uper high
More informationKHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description
SIUTR TI T 26P//2 S I T TRSISTR eneral escription 26P This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.
More informationKHB9D5N20P1/F1/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description
SIUTR TI T 952P1/1/2 S I T TRSISTR eneral escription 952P1 This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.
More information8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface
More informationQuad SPST CMOS Analog Switches
Quad PT MO Analog witches Low On-Resistance: Low Leakage: 8 pa Low Power onsumption:.2 mw Fast witching Action t ON : 1 ns Low harge Injection Q: 1 p G21A/G22 Upgrades TTL/MO-ompatible Logic ingle upply
More informationSA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD
A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can
More informationUNISONIC TECHNOLOGIES CO., LTD
U74C563 UNISONIC TECNOOGIES CO., TD OCTA TRANSPARENT D-TYPE ATCES WIT 3-STATE OUTPUTS DESCRIPTION The U74C563 is a octal traparent D-TYPE latches with 3-state outputs. When the latch-enable (E) is high,
More information5-V Low Drop Fixed Voltage Regulator TLE
5- Low Drop Fixed oltage Regulator TLE 471- Features Output voltage tolerance ±% Low-drop voltage Integrated overtemperature protection Reverse polarity protection Input voltage up to 4 Overvoltage protection
More informationHigh Performance Silicon Gate CMOS
SEIODUTOR TEHI DT High Performance Silicon ate OS The 54/74H02 is identical in pinout to the S02. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with
More informationS6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD
6B006 0 H EGENT / OON RIVER FOR OT ATRIX L June. 000. Ver. 0.0 ontents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by
More information5-V Low Drop Fixed Voltage Regulator TLE 4279
5-V Low Drop Fixed Voltage Regulator TLE 4279 Features Output voltage tolerance ±2% 15 ma current capability Very low current consumption Early warning Reset output low down to V Q = 1 V Overtemperature
More information5-V Low-Drop Fixed Voltage Regulator TLE 4269
5-V Low-Drop Fixed Voltage Regulator TLE 4269 Features Output voltage tolerance ±2 % 15 ma current capability Very low current consumption Early warning Reset output low down to V Q = 1 V Overtemperature
More information5V/400mA Low Drop Voltage ILE4275 TECHNICAL DATA
TECHNICAL DATA 5V/400mA Low Drop Voltage ILE4275 is integrated circuits of voltage regulator 5V/400 ma with low-drop voltage. The IC of voltage regulator 5V/400 ma are purposed to supply DC voltage 5V
More informationCharacteristic Symbol Value Units V GSS
NEW PROUCT Features Low On-Resistance: R S(ON) Low Gate Threshold Voltage Low Input Capacitance Fast Switching Speed Low Input/Output Leakage Complementary Pair lso vailable in Lead Free Version Mechanical
More informationDG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT
9-728; Rev ; 9/0 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (Ω max) and guaranteed on-resistance flatness over the signal
More informationML ML Digital to Analog Converters with Serial Interface
OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS
More informationAOZ6115 High Performance, Low R ON, SPST Analog Switch
OZ6115 High Performance, Low R ON, PT nalog witch General Description The OZ6115 is a high performance single-pole single-throw (PT), low power, TTL-compatible bus switch. The OZ6115 can handle analog
More informationPrecision CMOS Analog Switches
Precision MO Analog witches G417, G418, G419 ERIPTION The G417, G418, G419 monolithic MO analog switches were designed to provide high performance switching of analog signals. ombining low power, low leakages,
More information5-V Low Drop Voltage Regulator TLE 4263
5- Low Drop oltage Regulator TLE 4263 Features Output voltage tolerance ±2% 2 ma output current capability Low-drop voltage ery low standby current consumption Overtemperature protection Reverse polarity
More informationHigh Performance Silicon Gate CMOS
SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output
More information8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN743 8-Input NN ate The IN743 is high-speed Si-gate MOS device and is compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface to MOS,
More informationCUSTOM MODULES (Commercial / Moisture Resistant / Hermetic)
TO O (ommercial / oisture esistant / ermetic) apabilities: ustomers looking for application specific custom power modules benefit from owerex s years of experience in chip manufacturing and design / engineering.
More informationSTS3401. P -C hannel E nhancement Mode MOS FE T. ABS OLUTE MAXIMUM R ATINGS (T A=25 C unless otherwise noted) THE R MAL C HAR AC TE R IS TIC S
T341 P - hannel E nhancement Mode MO FE T P R ODU T UMMR Y V D ID -3V -3 F E T UR E ( m W ) Max R D (ON) 7 @ V = -1V 1 @ V = -4.V uper high dee cell design for low R D (ON ). R ugged and reliable. OT-23
More informationIRGPC40UD2 UltraFast CoPack IGBT
INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT REOVERY DIODE PD - 9.88A UltraFast opack IGBT Features Switching-loss rating includes all "tail" losses HEXFRED TM soft ultrafast diodes Optimized
More informationNeotec Semiconductor Ltd. 新德科技股份有限公司
rystalfontz Neotec emiconductor Ltd. L river INTROUTION The is a L driver LI that is fabricated by low power MO high voltage process technology. In segment drive mode, it can be interfaced in -bit serial
More informationKF80N08P/F N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description TO-220IS (1)
SINUTR TNI T N NN S I T TRNSISTR eneral escription 80N08P It s mainly suitable for low voltage applications such as automotive, / converters and a load switch in battery powered applications TURS V SS
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More information1 pc Charge Injection, 100 pa Leakage, CMOS 5 V/+5 V/+3 V Quad SPST Switches ADG611/ADG612/ADG613
a FEATURE 1 pc Charge Injection 2.7 V to 5.5 V ual upply +2.7 V to +5.5 V ingle upply Automotive Temperature Range 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 On-Resistance Rail-to-Rail witching
More informationProgrammable Timer High-Performance Silicon-Gate CMOS
TECNICAL DATA Programmable Timer igh-performance Silicon-ate CMOS The IW1B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors
More informationIGBT Designer s Manual
IGBT Designer s Manual Data Sheets The IGBT devices listed in this Designer s Manual represent International Rectifier s IGBT line as of August, 994. The data presented in this manual supersedes all previous
More informationMM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
More information5-V Low Drop Fixed Voltage Regulator TLE
5-V Low Drop Fixed Voltage Regulator TLE 427-2 Features Output voltage tolerance ±2% 65 ma output current capability Low-drop voltage Reset functionality Adjustable reset time Suitable for use in automotive
More informationQuad SPST CMOS Analog Switches
Quad PT MO Analog witches ERIPTION The G441/442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The G441 has a normally closed function.
More informationTop View Bottom View Internal Schematic (Top View)
W P M3415FY4Q P-H HM M MF Product ummary B) -16 ) max 39mΩ @ = -4.5 52mΩ @ = -2.5 65mΩ @ = -1.8 escription and pplications max = +25-2.5-2.1-1.8 his MF is designed to minimize the on-state resistance ))
More informationFEATURES FUNCTIONAL BLOCK DIAGRAM
TECHNICAL DATA DC-TO-DC CONVETE CONTOL CICUIT IL0A The IL0A is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature
More informationSGM48000/1/2 High Speed, Dual Power MOSFET Drivers
SGM000// GENERAL DESCRIPTION The SGM000// ICs are matched dual-drivers. Unique circuit design provides very high speed drivers capable of delivering peak currents of A into highly capacitive loads. Improved
More informationAOZ Ω Low-Voltage Dual-DPDT Analog Switch
0.3Ω Low-Voltage Dual-DPDT nalog witch General Description The OZ6274 is a dual Double-Pole, Double-Throw (DPDT) analog switch that is designed to operate from a single 1.65V to 4.3V supply. The OZ6274
More informationSymbol Parameter Test Conditions Value Unit Sxx15L T C. = 90 C 15 RMS on-state current Sxx16R = 90 C 9.5 I T(AV) Sxx16R
Sxx15x & Sxx16x Series RoHS Description Excellent unidirectional switches for phase control applications such as heating and motor speed controls. Standard phase control SRs are triggered with few milliamperes
More informationIRGPC50F Fast Speed IGBT
INSULATED GATE BIPOLAR TRANSISTOR PD - 9.695A Fast Speed IGBT Features Switching-loss rating includes all "tail" losses Optimized for medium operating frequency ( to khz) See Fig. for urrent vs. Frequency
More information74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)
74UPG9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8 V to.6 V V Supply Operation.6 V Over-Voltage Tolerant I/Os at V from 0.8V to.6 V Extremely High Speed
More informationLow-Power, High-Speed CMOS Analog Switches
Low-Power, High-Speed MOS Analog es G41/43/4 ESRIPTION The G41/43/4 monolithic analog switches were designed to provide precision, high performance switching of analog signals. ombining low power (.3 µw,
More informationSC1301A/B. 2A High Speed Low-Side MOSFET Driver in SOT-23 POWER MANAGEMENT. Applications. Typical Application Circuit
查询 SC1301B 供应商 Description The is a cost effective single-channel highspeed MOSFET driver. The driver is capable of driving a 1000pF load in 0ns rise/fall time and has a 60ns propagation delay time from
More informationwith Manual Reset and Watchdog Timer
General Description The MAX6821 MAX6825 are low-voltage microprocessor (µp) supervisory circuits that combine voltage monitoring, watchdog timer, and manual reset input functions in a 5-pin SOT23 package.
More informationIRF9530, RF1S9530SM. 12A, 100V, Ohm, P-Channel Power MOSFETs. Features. Ordering Information. Symbol. Packaging
IRF953, RF1953M 12A, 1V,.3 Ohm, P-Channel Power MOFETs These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOFETs designed, tested, and guaranteed
More informationSMPS MOSFET. V DSS R DS(on) max (mω)
P- 94094A SMPS MOSFET IRF7477 Applications l High Frequency Synchronous Buck Converters for Computers and Communications Benefits l Ultra-Low Gate Impedance l Very Low R S(on) l Fully Characterized Avalanche
More informationLC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409
a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS
More informationOctal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
More informationIo=500mA LDO with Reset function
Io=mA LDO with Reset function GENERAL DESCRIPTION The NJW4116 is a ma output low dropout voltage regulator with reset function monitoring output voltage. Reset Output Hold Time is adjustable by external
More informationHigh Performance Silicon Gate CMOS
SEONDUTOR TEHN DT High Performance Silicon Gate OS The 7HU0 is identical in pinout to the S0 and the 069UB. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible
More informationPackage Type. IXDD614PI 8-Pin DIP Tube 50 OUT 8-Lead Power SOIC with Exposed Metal Back Tube 100
IXD_64 4-Ampere Low-Side Ultrafast MOSFET Drivers Features 4A Peak Source/Sink Drive Current Wide Operating Voltage Range: 4.V to V - C to +2 C Extended Operating Temperature Range Logic Input Withstands
More informationPH5504A2NA1. Ambient Light Sensor DESCRIPTION FEATURES APPLICATIONS. R08DS0067EJ0100 Rev.1.00 Nov 05, 2012 DISCONTINUED
Ambient Light Sensor DESCRIPTION Data Sheet The is an ambient light sensor with a photo diode and current amplifier. This product has spectral characteristics close to human eye sensitivity and outputs
More informationCD54/74HC30, CD54/74HCT30
/70, /7T0 ata sheet acquired from arris Semiconductor SS ugust 997 - Revised September 00 igh Speed MOS Logic -Input NN ate [ /Title ( 0, 7 0, 7 T0) /Subject (igh Speed MOS Logic - eatures uffered Inputs
More information5-V Low Drop Fixed Voltage Regulator TLE 4275
5-V Low Drop Fixed Voltage Regulator TLE 4275 Features Output voltage 5 V ± 2% Very low current consumption Power-on and undervoltage reset Reset low down to V Q = 1 V Very low-drop voltage Short-circuit-proof
More informationMC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS
Quad 2 Input AND Gate igh Performance Silicon Gate CMOS The MC74C08A is identical in pinout to the S08. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible
More informationSGM8707 Micro-Power, CMOS Input, RRIO, 1.4V, Push-Pull Output Comparator
GENERAL DESCRIPTION The is an ultra low power comparator with a typical power supply current of 3nA. It has the best-in-class power supply current versus propagation delay performance. The propagation
More informationIN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT
9-4728; Rev 7; 9/08 Improved, Quad, General escription Maxim s redesigned analog switches now feature low on-resistance matching between switches (3Ω max) and guaranteed on-resistance flatness over the
More informationFeatures. Symbol Parameter Rating Units V DS Drain-Source Voltage 40 V V GS Gate-Source Voltage ±20 V
General escription These N-Channel enhancement mode power field effect transistors are using trench MO technology. This advanced technology has been especially tailored to minimize on-state resistance,
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationThe IK642B is a bi-polar integrated circuit designed for the wiper application in the automotive market. It includes wipe, wash and internal mode.
TECHNICAL DATA INTERAL- and WIPE/WASH WIPER CONTROL IC IK642B The IK642B is a bi-polar integrated circuit designed for the wiper application in the automotive market. It includes wipe, wash and internal
More informationBOLUTE MXIMUM TING These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the ope
P0. Buck/Boost/Inverting DCDC ing egulator FETUE upply oltage: Current Limiting Output Current to. djustable Output oltage Operation frequency up to 0KHz Low Quiescent Current Precision % eference vailable
More information74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)
74UP1G9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8V to.v V Supply Operation.V Over-Voltage Tolerant I/Os at V from 0.8V to.v Extremely High Speed tpd
More informationμp Supervisory Circuits
MAX6351 MAX636 General Description The MAX6351 MAX636 microprocessor (μp) supervisors with multiple reset voltages significantly improve system reliability and accuracy compared to separate ICs or discrete
More informationImproved, Dual, High-Speed Analog Switches
-477; Rev ; 6/ Improved, ual, High-peed Analog witches General escription Maxim's redesigned G4// analog switches now feature guaranteed low on-resistance matching between switches (Ω max) and guaranteed
More informationCharacteristic Symbol Value Unit Output Current I out 150 ma
LBNB ma LOAD SWITH FEATURING OMPLEMENTARY BIPOLAR TRANSISTORS NEW PRODUT General Description LMNB is best suited for applications where the load needs to be turned on and off using control circuits like
More information30V GS = 10V 6.2nC
pplications l Control MOSFET of Sync-Buck Converters used for Notebook Processor Power l Control MOSFET for Isolated C-C Converters in Networking Systems Benefits l Very Low Gate Charge l Very Low R S(on)
More informationMAX6325/MAX6341/MAX6350
VILLE 19-123; Rev 1; 1/1 Pin onfiguration 8V TO 36V INPUT TOP VIEW 2.2µF * NR IN TRI REFERENE 2.2µF * I.. IN NR 1 2 3 4 DIP/SO 8 7 6 5 I.. I.. TRI *OPTIONL I.. = INTERNLLY ONNETED; DO NOT USE For pricing,
More information*1. Attention should be paid to the power dissipation of the package when the output current is large.
S-1313 Series www.ablic.com www.ablicinc.com SUPER LOW CURRENT CONSUMPTION LOW DROPOUT CMOS VOLTAGE REGULATOR ABLIC Inc., 211-216 Rev.2.1_1 The S-1313 Series, developed by using the CMOS technology, is
More informationGeneral Purpose Transistors
General Purpose Transistors PNP Silicon Moisture Sensitivity Level: 1 ESD Rating Human Body Model: >4000 ESD Rating Machine Model: >400 Pb-Free Packages are Available LB856ALT1G Series 3 MAXIMUM RATINGS
More informationGreen. Features I D T C = +25 C 150A 100A. Pin1. Top View Pin Configuration
Product ummary BV 3V R (ON).mΩ @ V G = V 3.mΩ @ V G = 4.5V escription and Applications I T C = +5 C 5A A This new generation MOFET is designed to minimize R (ON), yet maintain superior switching performance.
More information1.5A Buck/Boost/Inverting DC-DC Switching Regulator
P0. Buck/Boost/Inverting DCDC ing egulator FETUE upply oltage: Current Limiting Output Current to. djustable Output oltage Operation frequency up to 0KHz Low Quiescent Current Precision % eference vailable
More informationDual Low Dropout Voltage Regulator
Dual Low Dropout Voltage Regulator TLE 4473 GV55-2 Features Stand-by output 190 ma; 5 V ± 2% Main output: 300 ma, 5 V tracked to the stand-by output Low quiescent current consumption Disable function separately
More informationMT4106 Series Uni-polar, Hall-Effect
Uni-polar, Hall-Effect Magnetic Position ensors Features and Benefits Bipolar Technology Magnetic Type: Uni-polar Wide Operating Voltage Range: upply Voltage 3.8~30V pecified Operating Temperature Range:
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationIRF7805. HEXFET Chip-Set for DC-DC Converters. Absolute Maximum Ratings. Thermal Resistance. 1 PD 91746E SO-8.
P 9746E HEXFET Chip-et for C-C Converters N Channel pplication pecific MOFETs Ideal for Mobile C-C Converters Low Conduction Losses Low witching Losses 2 8 7 escription This new device employs advanced
More information74LVC573 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept
More informationMC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS
MC74C00A Quad 2 Input NAND Gate igh Performance Silicon Gate CMOS The MC74C00A is identical in pinout to the S00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they
More information74LV373 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts
More informationAOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236
0.35 Ω Low-Voltage Dual PDT nalog witch General Description The OZ6236 is a 0.35 Ω low-voltage Dual ingle Pole Double Throw (PDT) analog switch. The OZ6236 operates from a single 1.65 V to 4.3 V supply.
More informationPI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram.
PI53158 OINY M Low Voltage Dual PD n a log witch Features CMO echnology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail ignal Range Control Input Overvoltage
More informationS-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.
www.ablicinc.com REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.2_2 The, developed by using the CMOS technology, is a positive voltage regulator IC of 15 ma output current,
More informationSGM802 Low-Power, SC70/SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay
Low-Power, SC70/SOT µp Reset Circuit with GENERAL DESCRIPTION The low-power micro-processor supervisor circuit monitors system voltages from 1.6V to 5V. This device performs a single function: it asserts
More information70 mv typ. (2.8 V output product, I OUT = 100 ma)
S-1335 Series www.ablicinc.com HIGH RIPPLE-REJECTION SOFT-START FUNCTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.3_2 The S-1335 Series, developed by using the CMOS technology, is a positive voltage
More informationAOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch
OZ6135 High Performance, Low R ON, 1Ω PDT nalog witch General Description The OZ6135 is a high performance single-pole double-throw (PDT), low power, TTL-compatible bus switch. The OZ6135 can handle analog
More informationGate Protection Diode. Part Number Case Packaging DMP3018SSS-13 SO-8 2,500/Tape & Reel
P-CHANNEL ENHANCEMENT MOE MOFET Product ummary Features and Benefits Low On-Resistance BV -3V R (ON) Max 2mΩ @ V G = -V 2mΩ @ V G = -4.5V I Max T A = +25 C -.5A -8.A Low Input Capacitance Fast witching
More informationHigh Performance Silicon Gate CMOS
SEIONDUTOR TEHNI DT High Performance Silicon Gate OS The 54/74H4 is identical in pinout to the S4, S04 and the H04. The device inputs are compatible with Standard OS outputs; with pullup resistors, they
More informationS-882Z Series ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP. Rev.1.2_00. Features. Applications.
ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP The is a charge pump IC for step-up DC-DC converter startup, which differs from conventional charge pump ICs, in that it uses
More information