Fabrication Technology, Part I
|
|
- Garey Richardson
- 5 years ago
- Views:
Transcription
1 EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading: Senturia, Ch. 3 pp
2 Basic Semiconductor Devices P/N diode Idealized pictures Bipolar junction transistor (BJT) N/P/N P/N/P Metal (Al) N P P N N Metal-oxide-semiconductor field-effect transistor (MOSFET) n-channel (NMOS) p-channel (PMOS) complementary MOS (CMOS) SiO 2 N Polycryst. Si N P 2
3 Basic Semiconductor Devices Diode Planar Process P+ N+ P N N Metal (Al) CMOS Johns and Martin, Analog Integrated Circuit Design 3
4 Microfabrication--Overview Microfabrication Silicon integrated circuit fabrication > 40 years of collective equipment and process experience Primarily planar process Key processes: Layer Deposition Lithography Pattern Transfer (Etching) Impurity Doping Heat Treatment (Annealing) Growth Contact Wet Ion implant Furnace Physical Projection Dry Solid source RT Chemical (Plasma, RIE) 4
5 Substrate Materials Group IV Elemental Semiconductors 4 valence electrons tetrahedral bonding diamond crystal lattice Group III-V Compound Semiconductors Optical devices High speed Wide band-gap, narrow band-gap Silicon Dominant semiconductor Intermediate temperature operation III IV V B C N Al Si P Ga Ge As In Sn Sb Tl Pb Bi Host Superior grown insulator, SiO 2 5
6 Miller Index To find the miller index of a plane: Step 1: Find intersection of plane Step 2: Take reciprocal Step 3: Reduce to lowest common integer Notation for Miller indices (ijk): a specific crystal plane or face {ijk}: a family of equivalent planes [ijk]: a specific direction which is normal to the (ijk) plane <ijk>: a family of equivalent directions 6
7 Substrate Materials: Silicon Defined by plane crystal orientation and wafer flat direction (100) n-type (100) p-type Flat (110) Plane Flats (111) n-type (111) p-type Flat (110) Plane 7
8 N-type Silicon Group V Impurities 5 valence electrons 4 valence electrons form covalent bonds with 4 nearest neighbor valence electrons Extra electron donated if kt > E i = 44 mev (fully ionized at R.T.) N-type semiconductor Semiconductor with intentionally added concentration of group V impurity, N D Electron-rich N N D > P where N=conduction electron concentration and P=valence hole concentration (units: #/cm 3) III IV V B C N Al Si P Ga Ge As In Sn Sb Tl Pb Bi Host Donor n-type 8
9 P-type Silicon Group III Impurities 3 valence electrons 3 valence electrons form covalent bonds with 3 nearest neighbors, 1 incomplete Results in hole that is ionized if kt > E I = 45 mev (fully ionized at R.T.) P-type semiconductor Semiconductor with intentionally added concentration of group III impurity, N A Hole-rich P N A > N where N=conduction electron concentration and P=valence hole concentration (units: #/cm 3 ) III IV V B C N Al Si P Ga Ge As In Sn Sb Tl Pb Bi Acceptor Host p-type 9
10 Layer Deposition--Oxidation Oxidation of Silicon (SiO 2 ) Best natural insulator SiO 2 Properties As grown, amorphous Melting point 1600 C Density 2.2 g/cm 3 Refractive index 1.46 Dielectric strength, approx V/cm Energy gap, approx. 9 ev Thermal expansion coeff. 5x10-7 /C Thermal conductivity W/cm-K DC resistivity at 25 C approx Ω cm 10
11 Oxidation Principal Uses Insulating layer in device and between metal lines Passivation layer to seal silicon surface Blocking layer to stop or mask impurity atoms Thickness Ranges 25(?)-1000Å Gate Oxides Å Masking Oxides Å Field Oxides 11
12 Thermal Oxidation Si(s) + O 2 (g) --> SiO 2 (s) (dry) Si(s) + 2H 2 O(g) --> SiO 2 (s) + 2H 2 (g) (wet) Reaction Oxidation Kinetics Gas phase transport of oxidation species to silicon surface Diffusion through existing oxide Reaction at silicon surface Silicon consumed to make SiO 2 x Si = 0.46x ox Deal-Grove Model B/A = linear rate coefficient B = parabolic rate constant x i =initial oxide thickness x ox τ = = 0.5A x B 2 i 1+ xi + ( B / A) 4B 2 A ( t + τ ) 1 12
13 Thermal Oxidation -- Details Thermal Oxidation--Details Dry Oxide Denser oxide Higher dielectric strength Gate oxide for MOSFET (CMOS) Wet Oxide Faster growth Field oxide Dry/Wet/Dry process High quality Si/SiO 2 interfacial oxide Faster growth Cleanliness essential Oxide charge very detrimental Local Oxidation of Silicon (LOCOS) Bird s beaks 13
14 Layer Deposition--Physical 14 Thermal Evaporation Sublimation of heated material in vacuum Resistive or e-beam kinetic energy source Limitations metal selection Sputtering Momentum transfer induces release of material via energetic Ar + ion impact Limitations Cost, bombardment damage Electron-beam evaporation Metals Dielectric materials (ZnO, Al 2 O 3, SiO 2 )
15 Chemical Vapor Deposition (CVD) Layer Deposition--Chemical Chemical species in vapor phase react at hot surface to deposit solid film Processes: Mass transport of reactant and diluent gas Gas-phase reactions leading to precursors Mass transport of precursor to hot surface Adsorption of film precursors Surface reaction of adatoms Surface migration and incorporation in film Desorption of by-products Mass transport of by-products 15
16 Layer Deposition--Chemical Deposition Techniques Atmospheric pressure (APCVD) Low pressure (LPCVD) Plasma-enhanced (PECVD) Metal organic CVD (MOCVD) Deposition Variables Substrate temperature Pressure Gas composition A schematic of a typical LPCVD reactor 16
17 Layer Deposition--Chemical Material Reaction Temperature ( C) SiO 2 SiCl 2 H 2 +2N 2 O --> SiO 2 +2N 2 +2HCl (LP) Si(OC 2 H 5 ) 4 +12O 2 -->SiO 2 +8CO 2 +10H 2 O (LP) SiH 4 + O 2 --> SiO 2 +2H (AP) SiH 4 +4N 2 O --> SiO 2 +4N 2 +2H 2 O (PE) Si x N y 3SiH 4 +4NH 3 --> Si 3 N H (AP) 3SiCl 2 H 2 + 4NH 3 --> Si 3 N 4 +6HCl+6H (LP) SiH 4 +NH 3 --> SiNH+3H (PE) Poly-Si SiH 4 --> Si + 2H (LP) W WF 6 + H 2 --> W + by-products 580 (LP) 17
18 Layer Deposition--Other Electroplating Electrochemical process Cu, Au, Cr, Ni, permalloy Copper interconnect, microstructures Low temperature Rough surface; wet process; protection Sol-Gel deposition Spin-on glasses Piezoelectric materials Low temperature Spin casting Photoresist Polyimide 18
CVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationFilm Deposition Part 1
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationReview of Semiconductor Fundamentals
ECE 541/ME 541 Microelectronic Fabrication Techniques Review of Semiconductor Fundamentals Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Page 1 Semiconductor A semiconductor is an almost insulating material,
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 4: Film
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationA semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.
Semiconductor A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced. Page 2 Semiconductor materials Page 3 Energy levels
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationSemiconductor Device Physics
1 Semiconductor Device Physics Lecture 1 http://zitompul.wordpress.com 2 0 1 3 2 Semiconductor Device Physics Textbook: Semiconductor Device Fundamentals, Robert F. Pierret, International Edition, Addison
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationEE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
More informationChapter 3 Engineering Science for Microsystems Design and Fabrication
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More informationEECS143 Microfabrication Technology
EECS143 Microfabrication Technology Professor Ali Javey Introduction to Materials Lecture 1 Evolution of Devices Yesterday s Transistor (1947) Today s Transistor (2006) Why Semiconductors? Conductors e.g
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationLecture 1. OUTLINE Basic Semiconductor Physics. Reading: Chapter 2.1. Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations
Lecture 1 OUTLINE Basic Semiconductor Physics Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations Reading: Chapter 2.1 EE105 Fall 2007 Lecture 1, Slide 1 What is a Semiconductor? Low
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationEE143 Fall 2016 Microfabrication Technologies. Evolution of Devices
EE143 Fall 2016 Microfabrication Technologies Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1-1 Evolution of Devices Yesterday s Transistor (1947) Today s Transistor (2006) 1-2 1 Why
More informationThin Film Deposition. Reading Assignments: Plummer, Chap 9.1~9.4
Thin Film Deposition Reading Assignments: Plummer, Chap 9.1~9.4 Thermally grown Deposition Thin Film Formation Thermally grown SiO 2 Deposition SiO 2 Oxygen is from gas phase Silicon from substrate Oxide
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLECTURE 23. MOS transistor. 1 We need a smart switch, i.e., an electronically controlled switch. Lecture Digital Circuits, Logic
LECTURE 23 Lecture 16-20 Digital Circuits, Logic 1 We need a smart switch, i.e., an electronically controlled switch 2 We need a gain element for example, to make comparators. The device of our dreams
More informationIntroduction to Semiconductor Physics. Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India
Introduction to Semiconductor Physics 1 Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India http://folk.uio.no/ravi/cmp2013 Review of Semiconductor Physics Semiconductor fundamentals
More informationEE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 24 Tai-Chang Chen University of Washington EDP ETCHING OF SILICON - 1 Ethylene Diamine Pyrocatechol Anisotropy: (100):(111) ~ 35:1 EDP is very corrosive, very carcinogenic,
More informationSemiconductor physics I. The Crystal Structure of Solids
Lecture 3 Semiconductor physics I The Crystal Structure of Solids 1 Semiconductor materials Types of solids Space lattices Atomic Bonding Imperfection and doping in SOLIDS 2 Semiconductor Semiconductors
More informationEE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
More informationIon Implantation ECE723
Ion Implantation Topic covered: Process and Advantages of Ion Implantation Ion Distribution and Removal of Lattice Damage Simulation of Ion Implantation Range of Implanted Ions Ion Implantation is the
More informationEE143 Fall 2016 Microfabrication Technologies. Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6
EE143 Fall 2016 Microfabrication Technologies Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6 Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 Vacuum Basics Units 1 atmosphere
More informationEE-612: Lecture 22: CMOS Process Steps
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationChapter 1 Overview of Semiconductor Materials and Physics
Chapter 1 Overview of Semiconductor Materials and Physics Professor Paul K. Chu Conductivity / Resistivity of Insulators, Semiconductors, and Conductors Semiconductor Elements Period II III IV V VI 2 B
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationTechnology for Micro- and Nanostructures Micro- and Nanotechnology
Lecture 10: Deposition Technology for Micro- and Nanostructures Micro- and Nanotechnology Peter Unger mailto: peter.unger @ uni-ulm.de Institute of Optoelectronics University of Ulm http://www.uni-ulm.de/opto
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationMake sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationSemiconductor Detectors
Semiconductor Detectors Summary of Last Lecture Band structure in Solids: Conduction band Conduction band thermal conductivity: E g > 5 ev Valence band Insulator Charge carrier in conductor: e - Charge
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationSolutions for Assignment-6
Solutions for Assignment-6 Q1. What is the aim of thin film deposition? [1] (a) To maintain surface uniformity (b) To reduce the amount (or mass) of light absorbing materials (c) To decrease the weight
More informationSemiconductors. Semiconductors also can collect and generate photons, so they are important in optoelectronic or photonic applications.
Semiconductors Semiconducting materials have electrical properties that fall between true conductors, (like metals) which are always highly conducting and insulators (like glass or plastic or common ceramics)
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationEtching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity
Etching Issues - Anisotropy Dry Etching Dr. Bruce K. Gale Fundamentals of Micromachining BIOEN 6421 EL EN 5221 and 6221 ME EN 5960 and 6960 Isotropic etchants etch at the same rate in every direction mask
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationIntroduction to Transistors. Semiconductors Diodes Transistors
Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationSemiconductor Physics and Devices
Syllabus Advanced Nano Materials Semiconductor Physics and Devices Textbook Donald A. Neamen (McGraw-Hill) Semiconductor Physics and Devices Seong Jun Kang Department of Advanced Materials Engineering
More informationThe first three categories are considered a bottom-up approach while lithography is a topdown
Nanowires and Nanorods One-dimensional structures have been called in different ways: nanowires, nanorod, fibers of fibrils, whiskers, etc. The common characteristic of these structures is that all they
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
More informationPhysical Properties of Materials. 1. Electrical Properties 2. Optical Properties 3. Magnetic Properties
Physical Properties of Materials 1. Electrical Properties 2. Optical Properties 3. Magnetic Properties 1 1. electrical properties 2 (1) electrical conduction in metals classical Model metallic bonds make
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationDO NOT WRITE YOUR NAME OR KAUST ID NUMBER ON THIS PAGE OR ANY OTHER PAGE PUT YOUR EXAM ID NUMBER ON THIS PAGE AND EVERY OTHER PAGE YOU SUBMIT
DO NOT WRITE YOUR NAME OR KAUST ID NUMBER ON THIS PAGE OR ANY OTHER PAGE PUT YOUR EXAM ID NUMBER ON THIS PAGE AND EVERY OTHER PAGE YOU SUBMIT WRITE YOUR SOLUTIONS ON ONLY ONE SIDE OF EMPTY SOLUTION SHEETS
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationEE 143 Microfabrication Technology Fall 2014
EE 143 Microfabrication Technology Fall 2014 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 EE 143: Microfabrication
More informationSession 0: Review of Solid State Devices. From Atom to Transistor
Session 0: Review of Solid State Devices From Atom to Transistor 1 Objective To Understand: how Diodes, and Transistors operate! p n p+ n p- n+ n+ p 2 21 Century Alchemy! Ohm s law resistivity Resistivity
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationXing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University
微纳光电子材料与器件工艺原理 Doping 掺杂 Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Semiconductor PN Junctions Xing Sheng, EE@Tsinghua LEDs lasers detectors solar
More informationEE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes
EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationCHAPTER 6: Etching. Chapter 6 1
Chapter 6 1 CHAPTER 6: Etching Different etching processes are selected depending upon the particular material to be removed. As shown in Figure 6.1, wet chemical processes result in isotropic etching
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationSilicon Detectors in High Energy Physics
Thomas Bergauer (HEPHY Vienna) IPM Teheran 22 May 2011 Sunday: Schedule Silicon Detectors in Semiconductor Basics (45 ) Detector concepts: Pixels and Strips (45 ) Coffee Break Strip Detector Performance
More informationSemiconductors. SEM and EDAX images of an integrated circuit. SEM EDAX: Si EDAX: Al. Institut für Werkstoffe der ElektrotechnikIWE
SEM and EDAX images of an integrated circuit SEM EDAX: Si EDAX: Al source: [Cal 99 / 605] M&D-.PPT, slide: 1, 12.02.02 Classification semiconductors electronic semiconductors mixed conductors ionic conductors
More informationLecture 7: Extrinsic semiconductors - Fermi level
Lecture 7: Extrinsic semiconductors - Fermi level Contents 1 Dopant materials 1 2 E F in extrinsic semiconductors 5 3 Temperature dependence of carrier concentration 6 3.1 Low temperature regime (T < T
More informationLecture 2. Semiconductor Physics. Sunday 4/10/2015 Semiconductor Physics 1-1
Lecture 2 Semiconductor Physics Sunday 4/10/2015 Semiconductor Physics 1-1 Outline Intrinsic bond model: electrons and holes Charge carrier generation and recombination Intrinsic semiconductor Doping:
More informationOxidation of Si. Why spend a whole lecture on oxidation of Si? GaAs has high m and direct band no oxide
Oxidation of Why spend a whole lecture on oxidation of? Ge has high m e, m h, Ge stable but no oxide GaAs has high m and direct band no oxide e Why? is stable down to 10-9 Torr, T > 900 C can be etched
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model Today MOS Structure Basic Idea Semiconductor Physics Metals, insulators Silicon lattice
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationCrystal Properties. MS415 Lec. 2. High performance, high current. ZnO. GaN
Crystal Properties Crystal Lattices: Periodic arrangement of atoms Repeated unit cells (solid-state) Stuffing atoms into unit cells Determine mechanical & electrical properties High performance, high current
More informationThermal Oxidation of Si
Thermal Oxidation of General Properties of O 2 Applications of thermal O 2 Deal-Grove Model of Oxidation Thermal O 2 is amorphous. Weight Density = 2.20 gm/cm 3 Molecular Density = 2.3E22 molecules/cm
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationLecture 18. New gas detectors Solid state trackers
Lecture 18 New gas detectors Solid state trackers Time projection Chamber Full 3-D track reconstruction x-y from wires and segmented cathode of MWPC z from drift time de/dx information (extra) Drift over
More informationLecture 7 Oxidation. Chapter 7 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/82
Lecture 7 Oxidation Chapter 7 Wolf and Tauber 1/82 Announcements Homework: Homework will be returned to you today (please collect from me at front of class). Solutions will be also posted online on today
More information1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More informationChapter 1 Semiconductor basics
Chapter 1 Semiconductor basics ELEC-H402/CH1: Semiconductor basics 1 Basic semiconductor concepts Semiconductor basics Semiconductors, silicon and hole-electron pair Intrinsic silicon properties Doped
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 5: ALD,
More informationReactive Ion Etching (RIE)
Reactive Ion Etching (RIE) RF 13.56 ~ MHz plasma Parallel-Plate Reactor wafers Sputtering Plasma generates (1) Ions (2) Activated neutrals Enhance chemical reaction 1 2 Remote Plasma Reactors Plasma Sources
More information4.2 Molecular orbitals and atomic orbitals Consider a linear chain of four identical atoms representing a hypothetical molecule.
4. Molecular orbitals and atomic orbitals Consider a linear chain of four identical atoms representing a hypothetical molecule. Suppose that each atomic wavefunction is 1s wavefunction. This system of
More information