Lecture 7 Oxidation. Chapter 7 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/82
|
|
- Lambert Watson
- 5 years ago
- Views:
Transcription
1 Lecture 7 Oxidation Chapter 7 Wolf and Tauber 1/82
2 Announcements Homework: Homework will be returned to you today (please collect from me at front of class). Solutions will be also posted online on today at ~noon. Homework number 2 will be also be online this afternoon Thursday (12 th October). 2/82
3 Announcements Term Paper: You are expected to produce a 4-5 page term paper on a selected topic (from a list). Term paper contributes 25% of course grade. Details are on the course website now. Topics will be listed on Tuesday 17 th October. You need to list your favorite topics by Monday 23 rd October. You will be assigned a topic on Friday 27 th October. The term paper should be handed in at the start of class on Tuesday 21 st November. The term paper will be returned to you in class on Thursday 30 th November. 3/82
4 Announcements Mid-Term Exam: The exam will take place on Thursday (26 th October) at 10:00 am in Gleeson 100. You will have 90 minutes. Closed book and no notes. Will cover material covered in lectures 2-9. There will be a review lecture one week before (Thursday 19 th October). There will be no lecture on Tuesday 24 th October (exam preparation). 4/82
5 Useful Links UC Berkeley Notes: UC Santa Barbara Notes: 1B/ME141B_lecture_4_F10.pdf 5/82
6 Lecture 7 Oxidation in CMOS. Oxide Properties. Oxidation Process. Oxide Growth Model. Growth Rate. Oxide Growth in Practice. 6/82
7 Oxidation in CMOS 7/82
8 Dry Etching Processes Start with your (doped) semiconductor wafer. n + p + p + n + n + p + substrate 8/82
9 Dry Etching Processes Oxide is grown over entire substrate (this lecture). oxide n + p + p + n + n + p + substrate 9/82
10 Dry Etching Processes Oxide is etched in certain regions to allow contact with doped regions (Lecture 16). oxide n + p + p + n + n + p + substrate 10/82
11 Dry Etching Processes Metal is deposited everywhere on wafer (Lecture 5). oxide n + p + p + n + n + p + substrate 11/82
12 Dry Etching Processes Metal is selectively etched (Lecture 14-16). oxide n + p + p + n + n + p + substrate 12/82
13 Dry Etching Processes Wafer is covered everywhere with SiN 3 (Lecture 14-15). SiN 3 oxide n + p + p + n + n + p + substrate 13/82
14 Dry Etching Processes Wafer is covered everywhere with SiN 3 (Lecture 14-15). SiN 3 oxide n + p + p + n + n + p + substrate 14/82
15 Dry Etching Processes Photoresist is applied (Lecture 14-15). Photoresist SiN 3 oxide n + p + p + n + n + p + substrate 15/82
16 Dry Etching Processes Photoresist is treated (Lecture 14-15). Photoresist SiN 3 oxide n + p + p + n + n + p + substrate 16/82
17 Dry Etching Processes SiN 3 and photoresist is selectively etched (Lecture 6). Photoresist SiN 3 oxide n + p + p + n + n + p + substrate 17/82
18 Dry Etching Processes Photoresist is removed etched (Lecture 14-15). SiN 3 oxide n + p + p + n + n + p + substrate 18/82
19 Dry Etching Processes Metal is deposited everywhere on wafer (Lecture 5). SiN 3 oxide n + p + p + n + n + p + substrate 19/82
20 Dry Etching Processes Metal is selectively etched. SiN 3 oxide n + p + p + n + n + p + substrate 20/82
21 Oxide Properties 21/82
22 Oxidation Reasons that SiO 2 so widespread in VLSI: Forms directly from the Si substrate upon exposure to oxygen containing species (O 2 or H 2 O): Si S + O 2 (G) SiO 2 (S) Si S + 2H 2 O L SiO 2 S + 2H 2 (G) Dry Wet High quality electrical insulator (low interface trap density) Thin (10-50 Å) gate oxide for MOS gate. Thick ( Å) field oxide for transistor isolation and barrier to dopant diffusion. 22/82
23 Other Compounds This is one of the main advantages of Si, and why it won. Germanium GaAs Hu et. al. Native Oxidation Growth on Ge(111) and (100) Surfaces Small 1(4) (2005) 429. Thomas et. al. High electron mobility thin-film transistors based on Ga2O3 grown by atmospheric ultrasonic spray pyrolysis at low temperatures APL 105 (2014) /82
24 Structure of SiO 2 Each Si surrounded tetrahedrally by 4 O atoms Open, amorphous structure. 1.6 A Si O Si O Si O Si O O O O O Si O Si O Si O Si O O O O O Si O Si O Si O Si O O O O O Si O Si O Si O Si O jcrystal.com/ 2.27 A Density of SiO 2 < crystalline SiO 2. Quartz = 2.65 gm/cm 3. Thermally grown oxide = 2.20 gm/cm 3. Silicon = 2.33 gm/cm 3. 24/82
25 Properties of SiO 2 Excellent electrical insulator. Resistivity > Ωcm. Band gap ~ 8 ev. Crucial in devices. Al S Al D e - e - e - e - e - e - e - e - e - e - e - e - Dielectric SiO 2 Gate Si ++ +V D +V G 25/82
26 Properties of SiO 2 High breakdown electric field strength. >10 MV/cm. Al S Al D e - e - e - e - e - e - e - e - e - e - e - e - Dielectric SiO 2 Gate Si ++ +V D +V G 26/82
27 Properties of SiO 2 Stable: Down to 10-9 Torr, T > 900 C. Conformal oxide growth on exposed Si surface. SiO 2 Si Si Good diffusion mask for common dopants: D SiO2 D Si SiO 2 Si SiO 2 27/82
28 Properties of SiO 2 Excellent etch selectivity between Si and SiO 2. HF Dip SiO 2 Si Si 28/82
29 Oxidation: Applications Oxide grown by oxidation is used at two important steps in chip manufacture. Field oxide. Gate oxide. Field oxide: Field oxide isolates different transistors on a chip. Field oxide Gate Gate Source N-Well Drain Source P-Well Drain Transistor 1 Transistor 2 29/82
30 Oxidation: Applications Gate oxide Recall that the gate on a transistor works because the charge effects the holes and electrons across the oxide Source N-Si Gate P-Si Drain N-Si Gate Insulator oxide Currently the gate oxide is only Å thick. (A sheet of paper is 1,000,000 Å thick!) 30/82
31 Oxidation: Applications From Intel 31/82
32 Oxidation Process 32/82
33 Oxidation Techniques Thermal oxidation (heated in oxygen-rich environment). Chemical vapor deposition (CVD). Plasma anodization. Physical vapor deposition (PVD). Thermal oxidation is by far the prevalent in industry. Best quality oxide. Typically used for insulation. Unfortunately requires high temperature. We will focus on this technique. 33/82
34 Thermal Oxidation Two approaches: Dry Oxidation (O 2 ): Uses oxygen gas: Si S + O 2 (G) SiO 2 (S) High quality. Slow oxidation rate. Small maximum thickness (i.e. gate oxide). Wet Oxidation (H 2 O): Uses water vapor: Diffusion speed is higher. Lower quality. Faster oxidation rate. Si S + 2H 2 O Vapor SiO 2 S + 2H 2 (G) 34/82
35 Oxidation: Mechanism The oxygen containing species must diffuse through the oxide layer to the unreacted silicon. This makes for a cleaner process. Water vapor Oxygen species diffuses through oxide Water vapor OXIDE Silicon substrate Surface hydroxyl Silicon dioxide Silicon 35/82
36 Oxidation: Mechanism Oxygen reacts with silicon to form silicon dioxide: Si S + O 2 (G) SiO 2 (S) Si S + 2H 2 O Vapor SiO 2 S + 2H 2 (G) Time x Si Si Original Thickness SiO 2 Si x ox We can work out the thickness of Si consumed from the number density. x Si = x ox n ox n Si # density of SiO 2 # density of Si x Si = x ox = 0.46x ox 36/82
37 Oxide Growth Model 37/82
38 Deal & Grove Model Without easy growth of SiO 2 on Si, there would be no semiconductor industry. It s no accident that the world leader in Si chip technology, Intel, has been led by Andy Grove. As a young researcher at Fairchild Semiconductor, he wrote the book on SiO 2 growth: the Deal-Grove model /82
39 Deal & Grove Model Mathematically describes the growth of an oxide layer on the surface of a material. Used to analyze thermal oxidation of silicon. Physical assumptions: Oxygen diffuses from the bulk to the ambient gas to the surface. It diffuses through the existing oxide layer to the oxide-substrate interface. It then reacts with the substrate. Also assume steady state conditions. 39/82
40 Deal & Grove Model We will talk about dry growth (O 2 ), but principles are the same for H 2 O. SiO 2 growth occurs at the Si/SiO 2 interface because: D O 2 SiO 2 D Si SiO 2 O 2 I.e. diffusion coefficient of O 2 in SiO 2 is much higher than the diffusion coefficient of Si in SiO 2. SiO 2 Si Si 40/82
41 Steps in the Growth Process 1) C g P O 2. O 2 concentration in gas 2) Transport occurs across boundary layer with flux J 1. 3) O 2 adsorption at SiO 2 ; O 2 concentration in oxide is C 0. 4) Diffusion of O 2 through SiO 2, with flux J 2. 5) Chemical reaction of O 2 with Si at flux J 3. [6) Escape of hydrogen.] O 2 pressure O 2 Conc. C g O 2 SiO 2 Si C 0 J Boundary Layer C s C i J 2 J 3 x 41/82
42 Step 1 The O 2 concentration in the bulk of our reactor chamber (far from the substrate) is constant. Describe with Ideal Gas Law: O 2 pressure (Pa) N V = C g = P g k B T O 2 Conc. C g O 2 SiO 2 Si Gas concentration in bulk (m -3 ) Boundary Layer x 42/82
43 Step 2 Transport occurs across boundary layer with flux J 1. We can quantify the flux in terms of the mass transfer coefficient: O 2 Conc. C g O 2 SiO 2 Si C s J 1 = h g C g C s Flux through boundary layer (m -2 s -1 ) Mass transfer coefficient (m/s) Difference in concentration across boundary layer (m -3 ) J Boundary Layer x 43/82
44 Step 3 O 2 is adsorbed at SiO 2 interface. The concentration adsorbed, C 0, is related to the gas pressure at the surface, P s, by Henry s Law: C o = HP s O 2 pressure at surface (Pa) O 2 Conc. C g O 2 SiO 2 Si C 0 C s Concentration in SiO 2 at surface (m -3 ) Henry s solubility constant (mol m -3 Pa -1 ) Use Ideal Gas Law at surface: J x C s = P s k B T C o = Hk B TC s Boundary Layer 44/82
45 Step 4 O 2 diffuses through SiO 2 to reach the Si/SiO 2 interface. Quantify flux using Fick s Law (Diffusion Equation): O 2 Conc. O 2 SiO 2 Si C g J 2 = D O 2(SiO 2 ) C 0 C i x ox Concentration difference across SiO 2 (m -3 ) C 0 C s C i Flux through SiO 2 (m -2 s -1 ) Diffusion coefficient of O 2 in SiO 2 (m 2 s -1 ) Oxide thickness (m) J 1 J 2 x ox x Boundary Layer 45/82
46 Step 5 O 2 reacts with Si to form SiO 2 at Si/SiO 2 interface. We quantify this process using rate constant: O 2 Conc. C g O 2 SiO 2 Si J 3 = k i C i C s Flux into Si (m -2 s -1 ) Concentration at Si/SiO 2 interface (m -3 ) Reaction rate constant (ms -1 ) C 0 J 1 J 2 C i J Boundary Layer x 46/82
47 Derivation of C i O2 SiO2 Si J 1 = h g C g C s O 2 Conc. J 2 = D O 2(SiO 2 ) C 0 C i x ox J 3 = k i C i C g C 0 C s C i In steady state, fluxes must be equal: h g C g C s J 1 = J 2 = J 3 = D C 0 C i x ox D = D O 2 SiO 2 = k i C i J Boundary Layer We want an expression describing the concentration at the Si/SiO 2 interface, C i, in terms of the other parameters. J 2 J 3 x 47/82
48 Derivation of C i We need to remove all concentrations besides C i : h g C g C s = D C 0 C i x ox = k i C i Recall from Henry s Law and the Ideal Gas Law that: C g = P g k B T Therefore: C o = Hk B TC s h g P g k B T C s = D Hk BTC s C i x ox = k i C i We still have a C s term. 48/82
49 Derivation of C i Look at first equality: h g P g k B T C s = D Hk BTC s C i x ox = k i C i h g : Re-arrange: h gx ox D : h g P g k B T C s = D Hk BTC s C i x ox P g k B T C s = D h g Hk B TC s C i x ox C s = P g k B T D h g Hk B TC s C i x ox C s h g x ox D = P gh g x ox k B TD Hk BTC s + C i 49/82
50 Derivation of C i Re-arrange: C s h g x ox D C s h g x ox D = P gh g x ox k B TD Hk BTC s + C i + Hk BTC s = P gh g x ox k B TD + C i C s h g x ox D + Hk BT = P gh g x ox k B TD + C i Write in terms of C s : C s = top & bottom of RHS by D: P g h g x ox k B TD + C i h g x ox D + Hk BT P g h g x ox k C s = B T + C id h g x ox + DHk B T 50/82
51 Derivation of C i C s = Return to main expression: P g h g x ox k B T + C id h g x ox + DHk B T h g P g k B T C s = D Hk BTC s C i x ox = k i C i h g P g k B T C s = k i C i Substitute C s : h g P g k B T P g h g x ox k B T + C id h g x ox + DHk B T = k ic i Only concentration left is C i (progress ) 51/82
52 Derivation of C i Define: h g P g k B T Henry s solubility constant (mol m -3 Pa -1 ) Substitute for h g : hhk B T P g k B T P g h g x ox k B T + C id h g x ox + DHk B T h h g Hk B T P g hhk B Tx ox + C k B T i D hhk B Tx ox + DHk B T = k ic i Mass transfer coefficient (m/s) = k ic i Thermal Energy term Cancel energy terms: hhk B T P g k B T P ghhx ox + C i D hhk B Tx ox + DHk B T = k ic i 52/82
53 Derivation of C i hhk B T P g k B T Cancel energy terms again: Multiply out: Cancel H s: hh P ghhx ox + C i D hhk B Tx ox + DHk B T P g P ghhx ox + C i D hhx ox + DH hhp g P gh 2 H 2 x ox + C i DhH hhx ox + DH hhp g P gh 2 Hx ox + C i Dh hx ox + D = k ic i = k i C i = k i C i = k ic i 53/82
54 Derivation of C i Multiply by hx ox + D : hhp g P gh 2 Hx ox + C i Dh hx ox + D = k i C i Multiply out: hhp g hx ox + D P g h 2 Hx ox C i Dh = k i C i hx ox + D h 2 HP g x ox + hhp g D P g h 2 Hx ox C i Dh = k i C i hx ox + k i C i D Re-arrange to get C i s on one side: k i C i hx ox + k i C i D + C i Dh = h 2 HP g x ox + hhp g D P g h 2 Hx ox Bracket-up left hand terms: C i k i hx ox + k i D + Dh = h 2 HP g x ox + hhp g D P g h 2 Hx ox 54/82
55 Derivation of C i C i k i hx ox + k i D + Dh = h 2 HP g x ox + hhp g D P g h 2 Hx ox Pull HP g out of RHS: C i k i hx ox + k i D + Dh = HP g h 2 x ox + hd h 2 x ox h 2 x ox on RHS cancel: k i hd: C i k i hx ox + k i D + Dh = hdhp g C i x ox D + 1 h + 1 k i = HP g k i Finally we get: C i = HP g /k i 1 h + x ox D + 1 k i 55/82
56 Limits Slower process controls concentration of oxygen at interface, which in turn controls growth rate. C i = HP g /k i 1 h + x ox D + 1 k i Growth limited by: Recall: mass transport diffusion reaction at SiO 2 /Si Henry s solubility constant (mol m -3 Pa -1 ) for O 2 in SiO 2 h h g Hk B T Mass transfer coefficient (m/s) for O 2 across boundary layer Thermal Energy term 56/82
57 Limits mass transport Diffusion limited: D x < k i, h C i = HP g /k i 1 h + x ox D + 1 k i O 2 Conc. diffusion C g reaction at SiO 2 /Si O 2 SiO 2 Si C 0 C s Recall: C i HP gd x ox k i D D O 2(SiO 2 ) Diffusion coefficient of O 2 in SiO 2 (m 2 s -1 ) J 2 C i x 57/82
58 Limits mass transport Reaction-rate limited: k i < D x, h C i = HP g /k i 1 h + x ox D + 1 k i O 2 Conc. diffusion C g reaction at SiO 2 /Si O 2 SiO 2 Si C 0 C s C i HP g C i J 3 x 58/82
59 Growth Rate 59/82
60 Growth rate We have evaluated the oxygen concentration at Si/SiO 2 interface: C i = HP g /k i 1 h + x ox D + 1 k i We are really interested in the growth rate: dx ox dt Recall what flux is: material flowing per unit area, per unit time. We can therefore say: (ms -1 ) dx ox dt = J 3 n SiO2 (m -2 s -1 ) (m -3 ) Density of O 2 molecules in oxide 60/82
61 Growth rate We know from earlier: dx ox dt = J 3 n SiO2 Reaction rate constant (ms -1 ) Flux into Si (m -2 s -1 ) J 3 = k i C i Concentration at Si/SiO 2 interface (m -3 ) So: dx ox dt = C ik i n SiO2 Use C i we just derived: C i = HP g /k i 1 h + x ox D + 1 k i So: dx ox dt = HP g/n SiO2 1 h + x ox D + 1 k i 61/82
62 Growth rate Separate variables: dx ox dt = HP g/n SiO2 1 h + x ox D + 1 k i Tilde used for dummy integration variable x ox 1 න x 0 h + x D + 1 k i t HP g d x = න dtǁ 0 n SiO2 Where: x o is oxide thickness at t =0. (x 0 can be zero). x ox is final oxide thickness at t. t is growth time. 62/82
63 Growth rate Start with spatial integral: x ox 1 න x 0 h + x D + 1 k i d x = x h + x2 2D + x x ox k i x0 = x 1 h x2 x ox k i 2D x0 = x ox 1 h + 1 k i + x 2 ox 2D x h + 1 x 0 k i 2D 63/82
64 Growth rate Now integrate over time: Equate with spatial integral t HP g න dtǁ 0 n SiO2 = HP gt ǁ t n SiO2 0 = HP gt n SiO2 x ox 1 h + 1 k i + x 2 ox 2D x 0 1 h + 1 x 0 k i 2D = HP gt 2 n SiO2 64/82
65 Growth rate 2D: x ox 1 h + 1 k i + x 2 ox 2D x 0 1 h + 1 x 0 k i 2D = HP gt 2 n SiO2 x ox 2D 1 h x 2 k ox x 0 2D 1 i h + 1 x 2 k 0 = 2DHP gt i n SiO2 Define: A A B A = 2D 1 h + 1 k i B = 2DHP gt n SiO2 65/82
66 Growth rate Define: Therefore: x ox A + x 2 ox x 0 A x 2 0 = Bt τ = x Ax 0 B Growth time corresponding to thickness of x 0 of preexisting oxide (has units of time) Where: x 2 ox + x ox A = B t + τ x ox = A + A2 + 4B t + τ 2 A = 2D 1 h + 1 k i B = 2DHP gt n SiO2 τ = x Ax 0 B 66/82
67 Growth rate Short time and thin-oxides: x 2 ox Ax ox x 2 ox + x ox A = B t + τ x ox B A t + τ Early in the oxidation process the growth rate is constant in time and is independent of the amount of gas and substrate that are consumed. x ox Linear x ox t t 67/82
68 Growth rate Long time and thick-oxides: x 2 ox Ax ox x 2 ox + x ox A = B t + τ x ox B t + τ Later in the oxidation process a thermallyactivated diffusion process is controlling the growth rate. x ox Linear x ox t Parabolic x ox t x 2 ox = Ax ox t 68/82
69 Oxidation Coefficients The parameters A, B, τ are routinely quoted in the literature: Parabolic regime: x 2 ox Ax ox or: x ox A At 1000 C: Parabolic regime: x ox > 165nm (dry) x ox > 226nm (wet) 69/82
70 Wet vs Dry Growth Recall: B = 2DHP gt n SiO2 H 2 O is much more soluble in SiO 2 than O 2 is, and: Wet oxidation is faster. D O 2 SiO 2 < D H 2O (SiO 2 ) Henry s solubility constant (mol m -3 Pa -1 ) for species in SiO 2 70/82
71 Dry vs Wet Growth Dry oxide: 700-1,200 C. 1 atm ( Pa). Typical = 100nm/hr. SiO 2 Density is higher. Used for gate oxide. Wet oxide: 750-1,100 C. 25 atm ( Pa). Typical = 1μm/hr. SiO 2 Density is lower, more porus. Used for field oxide and etch oxide. 71/82
72 Oxide Growth in Practise 72/82
73 First Substrates are Cleaned RCA Clean (Lecture 4) Organic strip. Piranha Solution. Native oxide removal. HF. Heavy metal removal. HCl:H 2 O 2 :H 2 O. Dump rinse. 18 MΩcm DI H 2 O. Spin Dry. 73/82
74 Initial Oxidation Regime Experimentally, this is observed: How do we explain this? 74/82
75 Initial Oxidation Regime Many models have been proposed. It is likely the O 2 :SiO 2 interface is not abrupt: O 2 Conc. O 2 SiO 2 Si x 75/82
76 Dopants Common dopants in Si enhance oxidation at higher concentration Boron Phosphorus Oxide thickness vs. wet oxidation time at 640 mtorr for three different boron concentrations (Sze) Data for dry oxidation at 1 atm and 900 C Linear, B/A, and parabolic, B, rate constants vs. phosphorus concentration. 76/82
77 Oxidation Reactor Oxidation is carried out in a horizontal or vertical reactor. Many wafers are held in a vertical holder and pure water is pumped through. Water vapor Wafers Hydrogen Oxygen Pressure = 760 Torr (typical) High concentration to help diffusion. Temperature = 900 ± 1 o C (typical) High temperature to help diffusion. Exhaus t 77/82
78 Equipment 78/82
79 Dry Oxidation Growth Chart 1 atm, 100-Si. 79/82
80 Wet Oxidation Growth Chart 1 atm, 100-Si. 80/82
81 Optical Properties By measuring the intensity of reflected light as a function of wavelength, the oxide thickness can be determined from: x ox = λ 2n ox Change in wavelength wrt no oxide Refractive index of SiO 2 81/82
82 Optical Properties 82/82
Oxidation of Si. Why spend a whole lecture on oxidation of Si? GaAs has high m and direct band no oxide
Oxidation of Why spend a whole lecture on oxidation of? Ge has high m e, m h, Ge stable but no oxide GaAs has high m and direct band no oxide e Why? is stable down to 10-9 Torr, T > 900 C can be etched
More informationThermal Oxidation of Si
Thermal Oxidation of General Properties of O 2 Applications of thermal O 2 Deal-Grove Model of Oxidation Thermal O 2 is amorphous. Weight Density = 2.20 gm/cm 3 Molecular Density = 2.3E22 molecules/cm
More informationLecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68
Lecture 6 Plasmas Chapters 10 &16 Wolf and Tauber 1/68 Announcements Homework: Homework will be returned to you on Thursday (12 th October). Solutions will be also posted online on Thursday (12 th October)
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationECE611 / CHE611: Electronic Materials Processing Fall 2017 John Labram Solutions to Homework 2 Due at the beginning of class Thursday October 19 th
ECE611 / CHE611: Electronic Materials Processing Fall 017 John Labram Solutions to Homework Due at the beginning of class Thursday October 19 th Question 1 [3 marks]: a) Piranha solution consists of a
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationEE 143 Microfabrication Technology Fall 2014
EE 143 Microfabrication Technology Fall 2014 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 EE 143: Microfabrication
More informationMake sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationLecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76
Lecture 15 Etching Chapters 15 & 16 Wolf and Tauber 1/76 Announcements Term Paper: You are expected to produce a 4-5 page term paper on a selected topic (from a list). Term paper contributes 25% of course
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationFilm Deposition Part 1
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
More informationOxide growth model. Known as the Deal-Grove or linear-parabolic model
Oxide growth model Known as the Deal-Grove or linear-parabolic model Important elements of the model: Gas molecules (oxygen or water) are incident on the surface of the wafer. Molecules diffuse through
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationLecture 10 Thin Film Growth
Lecture 10 Thin Film Growth 1/76 Announcements Homework: Homework Number 2 is returned today, please pick it up from me at the end of the class. Solutions are online. Homework 3 will be set Thursday (2
More informationMake sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2005 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE143 Professor Ali Javey Fall 2009 Exam 1 Name: SID: Closed book. One sheet of notes is allowed.
More informationChapter 3 Engineering Science for Microsystems Design and Fabrication
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationMake sure the exam paper has 8 pages plus an appendix page at the end.
UNIVERSITY OF CALIFORNIA College of Engineering Deartment of Electrical Engineering and Comuter Sciences Fall 2000 EE143 Midterm Exam #1 Family Name First name Signature Make sure the exam aer has 8 ages
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 4: Film
More informationETCHING Chapter 10. Mask. Photoresist
ETCHING Chapter 10 Mask Light Deposited Substrate Photoresist Etch mask deposition Photoresist application Exposure Development Etching Resist removal Etching of thin films and sometimes the silicon substrate
More informationXing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University
微纳光电子材料与器件工艺原理 Doping 掺杂 Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Semiconductor PN Junctions Xing Sheng, EE@Tsinghua LEDs lasers detectors solar
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationEE141- Spring 2003 Lecture 3. Last Lecture
- Spring 003 Lecture 3 IC Manufacturing 1 Last Lecture Design Metrics (part 1) Today Design metrics (wrap-up) IC manufacturing 1 Administrivia Discussion sessions start this week. Only one this week (Dejan
More informationSemiconductor Integrated Process Design (MS 635)
Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee - Office: 응용공학동 #4306, Tel: #3343 - Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:00-2:15 #2425 Office hour: Tues & Thur
More informationPlasma-Surface Interactions in Patterning High-k k Dielectric Materials
Plasma-Surface Interactions in Patterning High-k k Dielectric Materials October 11, 4 Feature Level Compensation and Control Seminar Jane P. Chang Department of Chemical Engineering University of California,
More informationSolutions for Assignment-6
Solutions for Assignment-6 Q1. What is the aim of thin film deposition? [1] (a) To maintain surface uniformity (b) To reduce the amount (or mass) of light absorbing materials (c) To decrease the weight
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationChapter 2. Design and Fabrication of VLSI Devices
Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Spring 2009.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE143 Professor Ali Javey Spring 2009 Exam 1 Name: SID: Closed book. One sheet of notes is allowed.
More informationDiffusion. Diffusion = the spontaneous intermingling of the particles of two or more substances as a result of random thermal motion
Diffusion Diffusion = the spontaneous intermingling of the particles of two or more substances as a result of random thermal motion Fick s First Law Γ ΔN AΔt Γ = flux ΔN = number of particles crossing
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationEE-612: Lecture 22: CMOS Process Steps
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
More informationLecture 18 Field-Effect Transistors 3
Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationCS 152 Computer Architecture and Engineering
CS 152 Computer Architecture and Engineering Lecture 12 VLSI II 2005-2-24 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Ted Hong and David Marquardt www-inst.eecs.berkeley.edu/~cs152/ Last Time: Device
More informationEE143 Fall 2016 Microfabrication Technologies. Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6
EE143 Fall 2016 Microfabrication Technologies Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6 Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 Vacuum Basics Units 1 atmosphere
More informationEE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationOxidation of hydrogenated crystalline silicon as an alternative approach for ultrathin SiO 2 growth
Institute of Physics Publishing Journal of Physics: Conference Series 10 (2005) 246 250 doi:10.1088/1742-6596/10/1/061 Second Conference on Microelectronics, Microsystems and Nanotechnology Oxidation of
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More informationLecture 3 Vacuum Science and Technology
Lecture 3 Vacuum Science and Technology Chapter 3 - Wolf and Tauber 1/56 Announcements Homework will be online from noon today. This is homework 1 of 4. 25 available marks (distributed as shown). This
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationSupplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,
Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure
More informationCHAPTER 6: Etching. Chapter 6 1
Chapter 6 1 CHAPTER 6: Etching Different etching processes are selected depending upon the particular material to be removed. As shown in Figure 6.1, wet chemical processes result in isotropic etching
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model Today MOS Structure Basic Idea Semiconductor Physics Metals, insulators Silicon lattice
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationDiscussions start next week Labs start in week 3 Homework #1 is due next Friday
EECS141 1 Discussions start next week Labs start in week 3 Homework #1 is due next Friday Everyone should have an EECS instructional account Use cory, quasar, pulsar EECS141 2 1 CMOS LEAKAGE CHARACTERIZATION
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationEvaluation of plasma strip induced substrate damage Keping Han 1, S. Luo 1, O. Escorcia 1, Carlo Waldfried 1 and Ivan Berry 1, a
Solid State Phenomena Vols. 14-146 (29) pp 249-22 Online available since 29/Jan/6 at www.scientific.net (29) Trans Tech Publications, Switzerland doi:.428/www.scientific.net/ssp.14-146.249 Evaluation of
More informationFeature-level Compensation & Control. Process Integration September 15, A UC Discovery Project
Feature-level Compensation & Control Process Integration September 15, 2005 A UC Discovery Project Current Milestones Si/Ge-on-insulator and Strained Si-on-insulator Substrate Engineering (M28 YII.13)
More informationSemiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy
Semiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy states of a material In some materials get the creation
More informationEECS143 Microfabrication Technology
EECS143 Microfabrication Technology Professor Ali Javey Introduction to Materials Lecture 1 Evolution of Devices Yesterday s Transistor (1947) Today s Transistor (2006) Why Semiconductors? Conductors e.g
More informationFloating Point Representation and Digital Logic. Lecture 11 CS301
Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8
More informationSection 3: Etching. Jaeger Chapter 2 Reader
Section 3: Etching Jaeger Chapter 2 Reader Etch rate Etch Process - Figures of Merit Etch rate uniformity Selectivity Anisotropy d m Bias and anisotropy etching mask h f substrate d f d m substrate d f
More informationCVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process Standard MFSIN-HU-1 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationA semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.
Semiconductor A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced. Page 2 Semiconductor materials Page 3 Energy levels
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationSemiconductor Physics and Devices
Syllabus Advanced Nano Materials Semiconductor Physics and Devices Textbook Donald A. Neamen (McGraw-Hill) Semiconductor Physics and Devices Seong Jun Kang Department of Advanced Materials Engineering
More informationEE 434 Lecture 7. Process Technology
EE 434 Lecture 7 Process Technology Quiz 4 How many wafers can be obtained from a 2m pull? Neglect the material wasted in the kerf used to separate the wafers. 2m And the number is. 1 8 3 5 6 4 9 7 2 1
More informationCS 152 Computer Architecture and Engineering. Lecture 11 VLSI
CS 152 Computer Architecture and Engineering Lecture 11 VLSI 2005-10-6 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: David Marquardt and Udam Saini www-inst.eecs.berkeley.edu/~cs152/ Today: State Storage
More informationECE 416/516 IC Technologies
ECE 46/56 IC Technologies Professor James E. Morris Spring 0 Chapter 4 Thermal Oxidation THERMAL OXIDATION Basic Concepts SiO and the Si/SiO interface are the principal reasons for silicon s dominance
More informationCVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process Standard MFSIN-HU-2 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 5: ALD,
More informationECE-305: Fall 2017 Metal Oxide Semiconductor Devices
C-305: Fall 2017 Metal Oxide Semiconductor Devices Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel lectrical and Computer ngineering Purdue
More informationSupporting information. Infrared Characterization of Interfacial Si-O Bond Formation on Silanized. Flat SiO 2 /Si Surfaces
Supporting information Infrared Characterization of Interfacial Si-O Bond Formation on Silanized Flat SiO 2 /Si Surfaces Ruhai Tian,, Oliver Seitz, Meng Li, Wenchuang (Walter) Hu, Yves Chabal, Jinming
More informationDISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES
DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE ETAL-OXIDE-SEICONDUCTOR (OS) STRUCTURES KRZYSZTOF PISKORSKI (kpisk@ite.waw.pl), HENRYK. PRZEWLOCKI Institute
More informationEE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation 2006/5/23 1 Wafer Process Flow Materials IC Fab Metalization CMP Dielectric deposition Test Wafers Masks Thermal Processes Implant PR strip Etch PR strip Packaging Photolithography
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 12: Mechanics
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationLecture 8. Detectors for Ionizing Particles
Lecture 8 Detectors for Ionizing Particles Content Introduction Overview of detector systems Sources of radiation Radioactive decay Cosmic Radiation Accelerators Interaction of Radiation with Matter General
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory
Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures
More informationModelling of Diamond Devices with TCAD Tools
RADFAC Day - 26 March 2015 Modelling of Diamond Devices with TCAD Tools A. Morozzi (1,2), D. Passeri (1,2), L. Servoli (2), K. Kanxheri (2), S. Lagomarsino (3), S. Sciortino (3) (1) Engineering Department
More informationCVD-3 SIO-HU SiO 2 Process
CVD-3 SIO-HU SiO 2 Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard SIO-HU Process N 2 O Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump
More informationLecture 8. Photoresists and Non-optical Lithography
Lecture 8 Photoresists and Non-optical Lithography Reading: Chapters 8 and 9 and notes derived from a HIGHLY recommended book by Chris Mack, Fundamental Principles of Optical Lithography. Any serious student
More informationAsymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress
JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)
More informationA 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain
Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0947 Available online at http://www.idealibrary.com on A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain
More information