Oxidation of Si. Why spend a whole lecture on oxidation of Si? GaAs has high m and direct band no oxide
|
|
- Ruth Robertson
- 5 years ago
- Views:
Transcription
1 Oxidation of Why spend a whole lecture on oxidation of? Ge has high m e, m h, Ge stable but no oxide GaAs has high m and direct band no oxide e Why? is stable down to 10-9 Torr, T > 900 C can be etched with HF which leaves unaffected is a diffusion barrier for B, P, As is good insulator, r > Wcm, E g = 8 ev! has high dielectric breakdown field, 500 V/mm growth on fi clean / interface because D through << D Oxy through O 2 dt Oxide Sept. 19, J/6.152J 1
2 O 2 So growth occurs at inside surface + O 2 Æ or + 2H 2 O = + 2H 2 (faster growth, more porous, lower quality) dt Oxide 2 Sept. 19, J/6.152J
3 O 2 dt Oxide Extra free volume in dangling bonds of amorphous => Implications different for field vs. patterned oxide. Sept. 19, J/6.152J 3
4 Cleaning station for removing organic contaminants and native oxide (by HF-dip) from wafers. Oxidation furnaces for controlled growth of oxide layer on : 1050 C and steam for field oxide. Sept. 19, J/6.152J 4
5 Probably safe to say that entire course of semiconductor industry would be different without. Device fabrication, especially MOS, more difficult. Depositing or Al 2 O 3 is not clean. Sept. 19, J/6.152J 5
6 It s no accident that the world leader in chip technology, Intel, has been led by the flamboyant Hungarian, Andy Grove. As a young researcher at Fairchild Semiconductor, he wrote the book on growth: the Deal-Grove model. Sept. 19, J/6.152J 6
7 Deal-Grove model of silicon oxidation growth occurs at / interface O 2 because D O 2 ( ) >> D ( ) Growth Process limited by 1. P(O 2 ) = P g µ C g O 2 Concentration C g dead layer 2. Transport O 2 to surface across dead layer J 1 J 1 C s C o 3. Adhesion of C s (O 2 ) at surface C 0 J 2 Ci 4. Diffusion O 2 through J 2 5. Chemical reaction rate J 3 J 3 x Sept. 19, J/6.152J 7
8 N V Cg Deal-Grove model of silicon oxidation Oxide growth rate Ideal gas law: P g V = NkT O 2 Concentration = C = P g kt (C g g - C ) C 0 = HP s = Hk B TCs (C -Cs ) Henry s law J J 1 > D 3 tdead layer x CC-C 0 - C Turbulence => J i 0 2 = D O 2 ( ) s xox J 1 = h g (C g - C s ) J 2 C g Diffusion (D cm 2 /s) J 1 dead layer = J C J s 1 C o J 2 2 J 3 = J 3 C i = k i C i rate constant k i (cm/s) Sept. 19, 2003 Equate ideal gas + J 1 Equate J 2 + Henry to J 3 to J 2 + Henry fi C i = f n P g,h g,h,d O 2 (,x,k oxide i) 3.155J/6.152J 8
9 Deal-Grove model of silicon oxidation J 1 = J 2 = J 3 O 2 Concentration fi C i = f n (P g,h g,h,d O 2,ide,k i ) C g dead layer J 1 C s C o J 2 Ci C i = HP g /k i 1 h D O 2 k i h = h g HkT J 3 x mass transport J 1 Diffusion Reaction J 2 J 3 (k i = k in text) s Slowest process controls concentration of oxygen at interface Sept. 19, J/6.152J 9
10 Limits: Growth limited by: C i = Diffusion limited: D O 2/ < k i, h g, HP g /k i 1 h D O 2 k i h = mass transport diffusion reaction Reaction-rate limited: k i < h g, D O 2/ h g HkT very large C i = gd O 2 HP k i 2 C i = HPg Sept. 19, 2003 Slower process controls concentration of oxygen at interface, which in turn controls growth rate
11 Oxide growth rate C i k i Rate of growth = d = J 3 =, dt N N HP g /k i Ci = 1 x 1 + ox + h D O 2 k i ( N = # O 2 molecules incorporated / cm 3 ) N = 2.2 x / cm 3, dry 4.4 x / cm 3, H 2 O d dt = HP g /N 1 h + D + 1 k i rate depends on ide Ê t 1 ox g Ú Á + x + 1 ˆ d = Ú HP dt Ë h D k x 0 i 0 N t 0 x ox ( ) 2 + Ax = B t + t ox x Ê 1 1 ˆ A = 2DÁ + (length) Ë h k i B = 2DH P N ( length2 ) t > 0 g time 2 t = (x 0 + Ax 0 ) B (time) Sept. 19, J/6.152J 11 o
12 Ê 1 h + D + 1 ˆ Ú Á d = Ë k i x 0 t Ú 0 HP g N dt t 0 2 x 2 ox + A = Bt+ ( t) Ê A = 2D 1 h + 1 ˆ Á Ë k i B = 2DH P g N t = x Ax 0 Parabolic and linear growth rates ( ) B t >0 = -A + A2 + 4B(t + t) 2 Rate constants A and B known experimentally; both µ D = D 0 e -Ea/kT Thick oxide => parabolic rate constant, B ( ) Quad.Eq >> A ææææ = Bt+ t t t Thin oxide => linear rate constant, B/A x 2 ox << A ææææ 2 B ( A t + t ) Sept. 19, J/6.152J t 12
13 ( wet oxidation is much faster than dry ) D O 2 ( ) < D H 2 O ( ) ºC, 1 atm, 0.1 mm / hr fi dry oxide, denser, use for gate oxide C, 25 atm, 1 mm / hr => wet oxide, more porous, poorer diffusion barriers; use for etch oxide, field oxide. Dry O % Cl; Cl is a metal getter fi cleaner oxide. Sept. 19, J/6.152J 13
14 Exercise: calculate x OX grown for 1 hr. in dry oxidation at 1100 C. From table, A = 0.09 mm, B = mm 2 / hr, t = hr. x = ox -A + A 2 + 4B( t + t) 2 = 0.14 mm ( mm / hr is typical) This is the oxide thickness grown over any thin native oxide present. Now you calculate for steam oxidation at same time and temp. Sept. 19, J/6.152J 14
15 / interface, local charges O 2 Oxide near the interface is a sub oxide, O x, x < 2. C O2 O, which is often + charged. WHY? Electronegativity O 2-4+ e O 2- O 2- O 2- O O O O O O + +e - e - Sept. 19, J/6.152J 15
16 / interface and dry vs. wet oxidation O 2 C O + O2 e -. Gases unstable at 100 o C, dissociate at surface. Outside in oxide O -> - + h + 2 O + O 2H - 2 O -> O + O + h + + n(h +, H, H - ) Which species diffuse quickly? Large small O, - O, H -, H, H +, h + Slow fast O + C O2 - e. H +, h + O + C O2 - e. O - O - +O + -> Sept. 19, J/6.152J 16
17 Initial oxidation regime. 2 x + Axox = B ( t + t) ox Deal - Grove: at small, = B A t + t ( ) d dt = B A = const. O 2 To explain this many models proposed. It appears that / interface is not sharp. small x Oxide grows not just at but also at x ox - ox 2 dx Sept. 19, J/6.152J 17
18 Structure of Quartzite O O O bridging oxygen O disorder Amorphous tetrahedral network fewer bridging O s, some non-bridging. Network modifyers B, P replace Sept. 19, J/6.152J 18
19 Effects of Dopants on Oxidation of Æ We will see segregation coefficient for crystal growth: k = C S generally < 1 CL Related parameter C X (in ) for segregation of impurity X on oxidation: m = CX (in ) Impurity concentration profiles depend on m, D x in, D x in and growth rate (not shown below): m > 1 ( oxide rejects impurity, X) D x ( ) < D x () J ( ) = J () C X (0) x int x x D ( ) > D x () C X (0) D x ( ) < D x () C X (0) m < 1( oxide consumes X ) D x ( ) > D x () C X (0) Sept. 19, J/6.152J 19
20 Common dopants in enhance oxidation at higher concentration Oxide thickness vs. wet oxidation time For three different boron concentrations Linear, B/A, and parabolic, B, rate constants vs. phosphorus concentration. Sept. 19, J/6.152J 20
Lecture 7 Oxidation. Chapter 7 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/82
Lecture 7 Oxidation Chapter 7 Wolf and Tauber 1/82 Announcements Homework: Homework will be returned to you today (please collect from me at front of class). Solutions will be also posted online on today
More informationThermal Oxidation of Si
Thermal Oxidation of General Properties of O 2 Applications of thermal O 2 Deal-Grove Model of Oxidation Thermal O 2 is amorphous. Weight Density = 2.20 gm/cm 3 Molecular Density = 2.3E22 molecules/cm
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationEE 143 Microfabrication Technology Fall 2014
EE 143 Microfabrication Technology Fall 2014 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 EE 143: Microfabrication
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationECE 416/516 IC Technologies
ECE 46/56 IC Technologies Professor James E. Morris Spring 0 Chapter 4 Thermal Oxidation THERMAL OXIDATION Basic Concepts SiO and the Si/SiO interface are the principal reasons for silicon s dominance
More informationOxide growth model. Known as the Deal-Grove or linear-parabolic model
Oxide growth model Known as the Deal-Grove or linear-parabolic model Important elements of the model: Gas molecules (oxygen or water) are incident on the surface of the wafer. Molecules diffuse through
More informationMake sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model Today MOS Structure Basic Idea Semiconductor Physics Metals, insulators Silicon lattice
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationA semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.
Semiconductor A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced. Page 2 Semiconductor materials Page 3 Energy levels
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationDiffusion. Diffusion = the spontaneous intermingling of the particles of two or more substances as a result of random thermal motion
Diffusion Diffusion = the spontaneous intermingling of the particles of two or more substances as a result of random thermal motion Fick s First Law Γ ΔN AΔt Γ = flux ΔN = number of particles crossing
More informationChapter 3 Engineering Science for Microsystems Design and Fabrication
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationReview of Semiconductor Fundamentals
ECE 541/ME 541 Microelectronic Fabrication Techniques Review of Semiconductor Fundamentals Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Page 1 Semiconductor A semiconductor is an almost insulating material,
More informationLecture 1. OUTLINE Basic Semiconductor Physics. Reading: Chapter 2.1. Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations
Lecture 1 OUTLINE Basic Semiconductor Physics Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations Reading: Chapter 2.1 EE105 Fall 2007 Lecture 1, Slide 1 What is a Semiconductor? Low
More informationECE611 / CHE611: Electronic Materials Processing Fall 2017 John Labram Solutions to Homework 2 Due at the beginning of class Thursday October 19 th
ECE611 / CHE611: Electronic Materials Processing Fall 017 John Labram Solutions to Homework Due at the beginning of class Thursday October 19 th Question 1 [3 marks]: a) Piranha solution consists of a
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationECE-305: Fall 2017 Metal Oxide Semiconductor Devices
C-305: Fall 2017 Metal Oxide Semiconductor Devices Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel lectrical and Computer ngineering Purdue
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationOxidation of hydrogenated crystalline silicon as an alternative approach for ultrathin SiO 2 growth
Institute of Physics Publishing Journal of Physics: Conference Series 10 (2005) 246 250 doi:10.1088/1742-6596/10/1/061 Second Conference on Microelectronics, Microsystems and Nanotechnology Oxidation of
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 8/30/2007 Semiconductor Fundamentals Lecture 2 Read: Chapters 1 and 2 Last Lecture: Energy Band Diagram Conduction band E c E g Band gap E v Valence
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationEECS143 Microfabrication Technology
EECS143 Microfabrication Technology Professor Ali Javey Introduction to Materials Lecture 1 Evolution of Devices Yesterday s Transistor (1947) Today s Transistor (2006) Why Semiconductors? Conductors e.g
More informationFundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3. Technology
Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3 Technology January 019 Texas A&M University 1 Spring, 019 Well-Diffusion Resistor Example shows two long resistors for K range Alternatively, serpentine
More informationCHAPTER 6: Etching. Chapter 6 1
Chapter 6 1 CHAPTER 6: Etching Different etching processes are selected depending upon the particular material to be removed. As shown in Figure 6.1, wet chemical processes result in isotropic etching
More informationECE 442. Spring, Lecture -2
ECE 442 Power Semiconductor Devices and Integrated circuits Spring, 2006 University of Illinois at Chicago Lecture -2 Semiconductor physics band structures and charge carriers 1. What are the types of
More informationMicroelectronic Device Fabrication I. Physics 445/545. David R. Evans
Microelectronic Device Fabrication I (Basic Chemistry and Physics of Semiconductor Device Fabrication) Physics 445/545 David R. Evans Atomic Orbitals s-orbitals p-orbitals d-orbitals Chemical Bonding *
More informationFilm Deposition Part 1
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
More informationSeptember 21, 2005, Wednesday
, Wednesday Doping and diffusion I Faster MOSFET requires shorter channel P + Poly Al Al Motivation Requires shallower source, drain Al P + Poly Al source drain Shorter channel length; yes, but same source
More informationLow temperature anodically grown silicon dioxide films for solar cell. Nicholas E. Grant
Low temperature anodically grown silicon dioxide films for solar cell applications Nicholas E. Grant Outline 1. Electrochemical cell design and properties. 2. Direct-current current anodic oxidations-part
More informationGa and P Atoms to Covalent Solid GaP
Ga and P Atoms to Covalent Solid GaP Band Gaps in Binary Group III-V Semiconductors Mixed Semiconductors Affect of replacing some of the As with P in GaAs Band Gap (ev) (nm) GaAs 1.35 919 (IR) GaP 2.24
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationA HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR
Journal of Physical Science, Vol. 17(2), 161 167, 2006 161 A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR A.Y. Hudeish 1,2* and A. Abdul Aziz 1 1 School of Physics, Universiti Sains Malaysia, 11800
More informationMO s in one-dimensional arrays of like orbitals
MO s in one-dimensional arrays of like orbitals There will be as many MO s as orbitals in the array. Every molecular orbital is characterized by a specific pattern of nodes, The lowest energy orbital will
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More information3.1 Introduction to Semiconductors. Y. Baghzouz ECE Department UNLV
3.1 Introduction to Semiconductors Y. Baghzouz ECE Department UNLV Introduction In this lecture, we will cover the basic aspects of semiconductor materials, and the physical mechanisms which are at the
More informationSemiconductor Integrated Process Design (MS 635)
Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee - Office: 응용공학동 #4306, Tel: #3343 - Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:00-2:15 #2425 Office hour: Tues & Thur
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationSemiconductor Device Physics
1 Semiconductor Device Physics Lecture 1 http://zitompul.wordpress.com 2 0 1 3 2 Semiconductor Device Physics Textbook: Semiconductor Device Fundamentals, Robert F. Pierret, International Edition, Addison
More informationVacuum Technology and film growth. Diffusion Resistor
Vacuum Technology and film growth Poly Gate pmos Polycrystaline Silicon Source Gate p-channel Metal-Oxide-Semiconductor (MOSFET) Drain polysilicon n-si ion-implanted Diffusion Resistor Poly Si Resistor
More informationSolid State Physics SEMICONDUCTORS - IV. Lecture 25. A.H. Harker. Physics and Astronomy UCL
Solid State Physics SEMICONDUCTORS - IV Lecture 25 A.H. Harker Physics and Astronomy UCL 9.9 Carrier diffusion and recombination Suppose we have a p-type semiconductor, i.e. n h >> n e. (1) Create a local
More informationMake sure the exam paper has 8 pages plus an appendix page at the end.
UNIVERSITY OF CALIFORNIA College of Engineering Deartment of Electrical Engineering and Comuter Sciences Fall 2000 EE143 Midterm Exam #1 Family Name First name Signature Make sure the exam aer has 8 ages
More informationSemiconductor Physics and Devices
Syllabus Advanced Nano Materials Semiconductor Physics and Devices Textbook Donald A. Neamen (McGraw-Hill) Semiconductor Physics and Devices Seong Jun Kang Department of Advanced Materials Engineering
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationDefense Technical Information Center Compilation Part Notice
UNCLASSIFIED Defense Technical Information Center Compilation Part Notice ADP013351 TITLE: The Effects of Plasma Induced Damage on the Channel Layers of Ion Implanted GaAs MESFETs during Reactive Ion Etching
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationLecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes
Lecture 20: Semiconductor Structures Kittel Ch 17, p 494-503, 507-511 + extra material in the class notes MOS Structure Layer Structure metal Oxide insulator Semiconductor Semiconductor Large-gap Semiconductor
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation 2006/5/23 1 Wafer Process Flow Materials IC Fab Metalization CMP Dielectric deposition Test Wafers Masks Thermal Processes Implant PR strip Etch PR strip Packaging Photolithography
More informationQuantum Corrections for Monte Carlo Simulation
Quantum Corrections for Monte Carlo Simulation Brian Winstead and Umberto Ravaioli Beckman Institute University of Illinois at Urbana-Champaign Outline Quantum corrections for quantization effects Effective
More informationEE 346: Semiconductor Devices
EE 346: Semiconductor Devices Lecture - 6 02/06/2017 Tewodros A. Zewde 1 DENSTY OF STATES FUNCTON Since current is due to the flow of charge, an important step in the process is to determine the number
More informationECE Semiconductor Device and Material Characterization
EE 483 emiconductor Device and Material haracterization Dr. Alan Doolittle chool of Electrical and omputer Engineering Georgia Institute of Technology As with all of these lecture slides, I am indebted
More informationSemiconductor Detectors
Semiconductor Detectors Summary of Last Lecture Band structure in Solids: Conduction band Conduction band thermal conductivity: E g > 5 ev Valence band Insulator Charge carrier in conductor: e - Charge
More informationMake sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2005 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationIn-situ Monitoring of Thin-Film Formation Processes by Spectroscopic Ellipsometry
In-situ Monitoring of Thin-Film Formation Processes by Spectroscopic Ellipsometry Alexey Kovalgin Chair of Semiconductor Components MESA+ Institute for Nanotechnology Motivation Advantages of in-situ over
More informationLECTURE 23. MOS transistor. 1 We need a smart switch, i.e., an electronically controlled switch. Lecture Digital Circuits, Logic
LECTURE 23 Lecture 16-20 Digital Circuits, Logic 1 We need a smart switch, i.e., an electronically controlled switch 2 We need a gain element for example, to make comparators. The device of our dreams
More informationEE143 Fall 2016 Microfabrication Technologies. Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6
EE143 Fall 2016 Microfabrication Technologies Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6 Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 Vacuum Basics Units 1 atmosphere
More informationEE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
More informationChapter 2. Design and Fabrication of VLSI Devices
Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices
More informationChapter 9 Ion Implantation
Chapter 9 Ion Implantation Professor Paul K. Chu Ion Implantation Ion implantation is a low-temperature technique for the introduction of impurities (dopants) into semiconductors and offers more flexibility
More informationATOMIC-SCALE THEORY OF RADIATION-INDUCED PHENOMENA
ATOMIC-SCALE THEORY OF RADIATION-INDUCED PHENOMENA OVERVIEW OF THE LAST FIVE YEARS AND NEW RESULTS Sokrates T. Pantelides Department of Physics and Astronomy, Vanderbilt University, Nashville, TN The theory
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More informationEE143 Fall 2016 Microfabrication Technologies. Evolution of Devices
EE143 Fall 2016 Microfabrication Technologies Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1-1 Evolution of Devices Yesterday s Transistor (1947) Today s Transistor (2006) 1-2 1 Why
More informationISSUES TO ADDRESS...
Chapter 12: Electrical Properties School of Mechanical Engineering Choi, Hae-Jin Materials Science - Prof. Choi, Hae-Jin Chapter 12-1 ISSUES TO ADDRESS... How are electrical conductance and resistance
More informationIII V Semiconductor Etching Process Quality Rather Than Quantity. Alan Webb. (formally of Plessey, GEC, Marconi, Bookham, Oclaro etc...
III V Semiconductor Etching Process Quality Rather Than Quantity Alan Webb (formally of Plessey, GEC, Marconi, Bookham, Oclaro etc... ) Wednesday 12 th October 2016 Ricoh Arena, Coventry, UK Part of The
More informationPhysics 156: Applications of Solid State Physics
Physics 156: Applications of Solid State Physics Instructor: Sue Carter Office NSII 349 Office Hours: Wednesdays 11:30 to 1 pm or by appointment Email: sacarter@ucsc.edu Book: http://ece-www.colorado.edu/~bart/book/book/title.htm
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Fabrication of semiconductor sensor
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationSolid State Device Fundamentals
Solid State Device Fundamentals ENS 345 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 The free electron model of metals The free electron model
More informationDiffusion in Extrinsic Silicon and Silicon Germanium
1 Diffusion in Extrinsic Silicon and Silicon Germanium SFR Workshop & Review November 14, 2002 Hughes Silvestri, Ian Sharp, Hartmut Bracht, and Eugene Haller Berkeley, CA 2002 GOAL: Diffusion measurements
More informationLecture 2. Semiconductor Physics. Sunday 4/10/2015 Semiconductor Physics 1-1
Lecture 2 Semiconductor Physics Sunday 4/10/2015 Semiconductor Physics 1-1 Outline Intrinsic bond model: electrons and holes Charge carrier generation and recombination Intrinsic semiconductor Doping:
More informationElectrons, Holes, and Defect ionization
Electrons, Holes, and Defect ionization The process of forming intrinsic electron-hole pairs is excitation a cross the band gap ( formation energy ). intrinsic electronic reaction : null e + h When electrons
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 4: Film
More informationKey Questions. ECE 340 Lecture 6 : Intrinsic and Extrinsic Material I 9/10/12. Class Outline: Effective Mass Intrinsic Material
9/1/1 ECE 34 Lecture 6 : Intrinsic and Extrinsic Material I Class Outline: Things you should know when you leave Key Questions What is the physical meaning of the effective mass What does a negative effective
More informationLecture 3b. Bonding Model and Dopants. Reading: (Cont d) Notes and Anderson 2 sections
Lecture 3b Bonding Model and Dopants Reading: (Cont d) Notes and Anderson 2 sections 2.3-2.7 The need for more control over carrier concentration Without help the total number of carriers (electrons and
More informationproduced a sputter rate of 0.9 nm/s for the radially profiled, un-etched wires. A slightly
Supporting Information: Beam Current and Sputtering Rate: Using a 16 kev Cs + primary ion beam and a 1 µm 2 rastered area, a 10 pa beam current produced a sputter rate of 0.9 nm/s for the radially profiled,
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationCHAPTER 3: Epitaxy. City University of Hong Kong
1 CHAPTER 3: Epitaxy Epitaxy (epi means "upon" and taxis means "ordered") is a term applied to processes used to grow a thin crystalline layer on a crystalline substrate. The seed crystal in epitaxial
More informationMolecular Electronics For Fun and Profit(?)
Molecular Electronics For Fun and Profit(?) Prof. Geoffrey Hutchison Department of Chemistry University of Pittsburgh geoffh@pitt.edu July 22, 2009 http://hutchison.chem.pitt.edu Moore s Law: Transistor
More informationSurface physics, Bravais lattice
Surface physics, Bravais lattice 1. Structure of the solid surface characterized by the (Bravais) lattice + space + point group lattice describes also the symmetry of the solid material vector directions
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More informationLecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76
Lecture 15 Etching Chapters 15 & 16 Wolf and Tauber 1/76 Announcements Term Paper: You are expected to produce a 4-5 page term paper on a selected topic (from a list). Term paper contributes 25% of course
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More informationOPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626
OPTI510R: Photonics Khanh Kieu College of Optical Sciences, University of Arizona kkieu@optics.arizona.edu Meinel building R.626 Announcements HW#3 is assigned due Feb. 20 st Mid-term exam Feb 27, 2PM
More informationLecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68
Lecture 6 Plasmas Chapters 10 &16 Wolf and Tauber 1/68 Announcements Homework: Homework will be returned to you on Thursday (12 th October). Solutions will be also posted online on Thursday (12 th October)
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More information