Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress
|
|
- April Harrington
- 5 years ago
- Views:
Transcription
1 JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a) C. Chen, J. S. Huang, b) and K. N. Tu c) Department of Materials Science and Engineering, UCLA, Los Angeles, California Received 8 July 1999; accepted for publication 13 September 1999 With continuing scaling down in microelectronic devices, the current density and the power consumption in the devices must increase. Hence, device reliability under high current density is an issue for ultralarge-scale integration technology. This study investigates the heating behavior of the heavily doped Si channels under high current stress. Thermal and electrical characterization of the channels in bulk Si and in silicon-on-insulator were conducted. An abnormal asymmetrical heating along the channels in bulk Si has been observed. We propose a junction leakage mechanism to explain the phenomenon observed. Other asymmetrical thermal effects, such as electron hole recombination and Peltier effect, have also been discussed American Institute of Physics. S I. INTRODUCTION Current density in microelectronic devices is increasing with decreasing integrated circuit feature size. The stability and reliability of electrical contacts under high current stress become important issues. There are many research contributions about the electrical, thermal, and mechanical phenomena associated with electrical contacts stressing. Öberg et al. reported an asymmetrical contact resistance increase of the aluminum contacts to nickel-plated copper, which were subjected to a dc current of 1000 A for 10 5 h. 1 The contact resistance at the cathode is found to be higher than that at the anode. The authors interpreted this phenomenon in terms of electromigration and Ni/Al intermetallic compound formation. Huang et al. reported a polarity effect on Ni and Ni 2 Si contact failures under high current density stress. 2 The different contact failure modes were attributed to wearout, electromigration enhanced silicide formation, and electron hole recombination mechanisms. Besides these proposed contact failure mechanisms, the heating and thermoelectric effects of the doped Si channels under high current stress have not been addressed in detail. The Si channel which connects the contacts will be heated up due to the Joule effect. It is known that a C increase in chip temperature can sometimes double the failure rate of the components. 3 In this study, we observed an asymmetrical thermal behavior of the doped Si channels under high current density stress. Thermal and electrical characterization of the doped Si channels was conducted. We suggest that a junction leakage mechanism is responsible for the asymmetrical heating behavior. For comparison, the doped Si channels in bulk Si and in silicon-oninsulator SOI wafers were studied. The latter has no junction leakage. a Now at Intel, Portland, OR. b Now at Lucent Technologies, Orlando, FL. c Electronic mail: KNTU@UCLA.EDU II. EXPERIMENT A. Sample preparation The testing structures for thermal and electrical characterization of the implanted Si channels on bulk Si and SOI wafers were prepared. The plain view and the cross-sectional view of the testing structures are shown in Fig. 1. The implanted Si channels are 175 m long and 10 m wide with a contact area of 10 m 10 m. To prepare the bulk Si samples, Si wafers of 100 orientation were first grown a thin oxide layer 3000 Å thick by wet oxidation. The channels were defined on the oxide layer by photolithography and buffered HF etching. Prior to ion implantation, a screen oxide layer 200 Å thick was grown on the wafers for capping and filtering the implanted ions. The samples were implanted with BF 2 and As, respectively, to form p /n and n /p junctions. The implanted ions had a dose of ions/cm 2 and an accelerating voltage of 40 kev. Postimplantation annealing was conducted at 900 C for 30 min under N 2 ambient for dopant activation. After stripping the screen oxide, a low temperature oxide LTO 3000 Å thick was deposited on the wafers. The second mask was used to open contact holes on the LTO oxide layer using photolithography and wet etching. A nickel film 2600 Å thick was deposited on the samples to make contacts with the diffused Si channels using e-beam evaporation. The final metal bond pads were patterned by the third photomask through typical photolithography and etching processes. For comparison, the Si channels in SOI structures were prepared using conventional complementary metal oxide semiconductor process technology. The SOI wafers used are separation by implantation of oxygen wafers, which have a buried oxide layer 4000 Å thick underneath the top Si thin film. The top Si film is around 2000 Å thick. The SOI wafers were grown a screen oxide 200 Å thick prior to ion implantation. Two different ionic species; BF 2 and As, were implanted on the SOI wafers. The implant species has a dose of ions/cm 2 at an acceleration voltage of 40 kev. Postimplantation annealing was conducted at 900 C for /99/86(12)/6895/7/$ American Institute of Physics
2 6896 J. Appl. Phys., Vol. 86, No. 12, 15 December 1999 Liao et al. FIG. 1. The testing structures for thermal and electrical characterization of the implanted Si channels on bulk Si and SOI wafers are prepared. min under nitrogen ambient. The silicon channel was patterned using photolithography and fluorine reactive ion etching processes. The Si channels were then capped by a plasma enhanced chemical vapor deposition SiO 2 layer of 2000 Å thickness. Contact holes were drilled through the oxide layer using buffer oxide etchant. A Ni 1500 Å metallic film was deposited on the samples by e-beam evaporation. Finally the metal bond pads were defined with wet etching processes. B. Experimental procedures An electrical probe station equipped with an optical microscope was used for electrical measurement. Samples were put on a hot stage that can be heated from room temperature to 300 C. The temperature of the hot stage was monitored using a Keithly 740 thermometer. Current sources Keithley 220 and multimeters Keithley 195 were used to supply electrical current and to measure the voltage drop across the Si channels. All the devices were controlled through a general purpose interface bus interface and a PC computer. The temperature of the test samples were calibrated using Omegaprobe test kits which has 20 crayons measuring temperatures ranging from 52 to 316 C. Each crayon melts at a specific temperature with a temperature resolution of 1.0 C. By applying the crayon on the sample surface and heating up the hot stage, the crayon will turn into a liquid smear when the specific temperature is reached. We found that the temperature at the Si sample surface was nearly the same as that measured at the hot stage within 1 C. To observe the thermal response of the doped Si channel under high current stress, an electrical current was applied through the Si channel that was pasted with Omegaprobe crayon. The electrical voltage current (V I) characteristic can also be measured. FIG. 2. Crayon 260 C melting test for the p -Si channels in bulk Si at a stress current of: a 35 ma, b 40 ma, c 50 ma, d 60 ma, e 70 ma, and f 80 ma. III. RESULTS AND DISCUSSION Figure 2 shows the crayon (T m 260 C) melting test results for the BF 2 -doped Si channels in bulk Si when an electric current ranging from 35 to 80 ma was applied. The crayon pasted on the channel surface melts symmetrically around the channel if the current is less than 40 ma as shown in Figs. 2 a and 2 b. Under this stress condition, the whole channel is uniformly heated up due to Joule effect. Once the current applied is over 40 ma, the crayon at the cathode side melts in a larger area than that at the anode side as shown in Figs. 2 c and 2 d. It indicates that the cathode end of the channel is hotter than the anode end. The crayon melts symmetrically again as the current reaches 70 ma and above as shown in Figs. 2 e and 2 f. However, in the last two cases a thin Ni silicide line is found inside the Si channel. The silicide line formation assisted by high current stress was first observed by Huang et al. 4 Figure 3 shows the testing setup and the V I characteristic curves of the BF 2 -doped Si channel in bulk Si. When the electric current applied is less than 38 ma, the total voltage of the whole channel increases with current and the voltages of two half channels are the same. When the current applied is above 38 ma, the total voltage V T decreases with current, but the voltage of the half channel at the cathode side V C is higher than that at the anode side V A. The V I characteristic curves show an irreversible behavior before and after the voltage reaches the peak value for the first stress cycle, but they become reversible for the second stress cycle. Assuming the two half channels have the same electrical resistance, the V A and the V C should be the same as the case when the current is less than 38 ma. However, the V A drops faster than the V C with increasing current when the
3 J. Appl. Phys., Vol. 86, No. 12, 15 December 1999 Liao et al FIG. 4. The crayon (T m 135 C) melting result and the electrical characteristic of the As -doped Si channel in bulk Si. FIG. 3. a A schematic of the experimental setup and the V I characteristic curves of the BF 2 -doped Si channel in bulk Si for b the first stress cycle and c the second stress cycle. current applied is over 38 ma. This electrical behavior is consistent with the crayon melting test results which showed a transition from symmetrical heating to asymmetrical heating occurring between 40 and 50 ma as shown in Fig. 2. Figure 4 shows that the crayon (T m 135 C) melting result and the electrical characteristic of the As -doped Si channel in bulk Si. The crayon at the anode side appears to melt in a larger area than that at the cathode side under a stress current of 33 ma as shown in Fig. 4 a. An abrupt transition occurs at 40 V for the As -doped Si channels. Besides the sharp voltage drop shown in Fig. 4 b, V A and V C are about the same. As compared to the BF 2 -doped Si channels which are hotter at the cathode side, the As -doped Si channels are hotter at the anode side and have a lower transition voltage of 40 V. A. Junction leakage mechanism The voltage measured is equal to the product of the current applied and the Si channel resistance according to Ohm s law. The resistance of the two half channels are presumably the same by ignoring the thermally induced resistance change. One possible explanation for the unequal voltages of the two half channels is due to an uneven current distribution in the two half channels. This means that the current is not completely confined in the doped p -Si channel. In other words, there is a leakage. To prove this point, a test for substrate current measurement was conducted as shown in Fig. 5. The result reveals a very good correlation between the substrate current leakage and the voltage reduction when the current applied is over 38 ma. However, the substrate leakage current, which is in the range of A, seems too small to be responsible for the big voltage reduction of the p -Si channel. By examining the test structure, the junction of p -Si/n substrate at the anode is under a forward bias and the current can cross the junction very easily. But, the junction of p -Si/n substrate at the cathode is under a reverse bias. It requires a certain level of junction breakdown voltage in order to overcome the barrier. This explains the sharp voltage peak existing in the V I curve for the first stress cycle shown in Fig. 3 b. Once the current conduction path has been established, the breakdown voltage is reduced as shown in Fig. 3 c. The substrate leakage current measured in Fig. 5 is small because the contact is under a reverse bias and the electric current experiences an extra I R sub voltage drop in order to reach the contact of the Amp meter. To reduce the junction resistance at the cathode, an ohmic contact to the backside of the substrate is prepared by sanding the substrate surface and gluing the substrate onto a copper film coated substrate using silver paste. Figure 6
4 6898 J. Appl. Phys., Vol. 86, No. 12, 15 December 1999 Liao et al. FIG. 5. a A schematic of the experimental setup and b the leakage current measurement results for the p -Si channel in bulk Si. FIG. 6. a A schematic of the experimental setup and b the substrate current measurement results for the p -Si channel in bulk Si with an ohmic contact at the backside of the substrate. shows the experimental setup and the substrate leakage current with respect to the total current applied. Most of the substrate leakage current passes through the substrate backside instead of coming back to the p -Si channel due to low substrate resistance and junction barrier. When the total current applied is 20 ma, the substrate leakage current measured is around one half of the total current. The current passing through the substrate can be estimated using a simple parallel resistance model as shown in Fig. 7. The total resistance consists of the substrate resistance R S and the channel resistance R ch in a parallel configuration. Before the junction breakdown, R S is much larger than R ch and the total resistance measured is equal to R ch. The channel resistance increases nonlinearly with applied voltage due to high field effect. 5 The relationship between the channel resistance and the applied voltage was determined by polynomial curve fitting. We can calculate the channel resistance R ch in the region of junction leakage by knowing the applied voltage V meas. The channel current I ch obtained is V meas /R ch and the average leakage current entering the substrate I sub is then given by I sub I V meas /R ch. 1 When the total current is 60 ma, there would be a current of 25 ma leaking into the substrate. How is the leakage current related to the asymmetrical heating behavior of the Si channel? Since the n-sub is electrically floating, the current leaking into the substrate must go back to the cathode. When the voltage across the junction is less than the breakdown voltage, the total current is confined in the p -Si channel. Once the voltage across the junction is high enough to overcome the reverse bias, the substrate current will flow back to the p -Si channel. This causes the cathode half channel to have a higher current density than the anode half channel. The Joule heat generated at the cathode half channel is, therefore, larger than that at the anode half channel. This is the reason why an asymmetrical thermal behavior of the p -Si channel occurs when the current applied is more than 38 ma. To prevent the junction leakage, the doped Si channels in SOI structures were examined. The buried oxide layer in SOI wafers provides a very good electrical insulation. Figure 8 shows the V I characteristic curves of the BF 2 -doped Si and the As -doped Si channel in SOI wafers. Both the voltages of the p -Si channel and the n -Si channel increase with the applied current up to 100 V without the drops like those in bulk Si. Figure 9 shows the crayon (T m 260 C) melting test for the SOI testing structures. The crayon melts symmetrically along the channel when applying a current of 22 ma through the channels. These results provide further evidence of the junction leakage mechanism, which is responsible for the asymmetrical heating along the powered Si channels in bulk Si. The other interesting behavior of the p -Si channel under high current stress is silicide line formation. Figure 10 shows a narrow NiSi 2 silicide line formed at a stress current
5 J. Appl. Phys., Vol. 86, No. 12, 15 December 1999 Liao et al FIG. 7. Calculation of substrate leakage current for the BF 2 -doped Si channel. of 90 ma. We believe that the silicide line formation is related to an avalanche-like breakdown behavior. A detailed mechanism is still under investigation. But, the metallic silicide line formation may redistribute the Joule heating and reduce the asymmetry of the heating along the p -Si channel. This may possibly explain the symmetrical crayon melting along the channel when the stress current is above 60 ma where the silicide line is formed. The different junction breakdown behaviors between the p -Si channel and the n -Si channel may be associated with the dopant concentration profiles. Figure 11 shows the dopant concentration profiles of the doped Si channels obtained from secondary ion mass spectrometry SIMS measurements. 6 The gradual breakdown behavior of the BF 2 -doped Si channel may be mainly due to a long tail of the concentration profile. On the other hand, a shallow and abrupt junction of the As -doped Si channel is responsible for the low breakdown voltage and sharp transition. There is no silicide line formation in the n -Si channel because most of the current enters the p substrate and it reduces the voltage built up along the channel. The junction cannot reach the avalanche breakdown voltage using a current source and no silicide line is formed. To confirm this effect, more experiments are needed. B. Electron hole recombination effect and Peltier effect Besides the junction leakage mechanism, the abnormal heating behavior observed along p -Si channels may also be contributed to other asymmetrical effects, such as electron FIG. 8. a A schematic of the experimental setup and the V I characteristic curves of b the BF 2 -doped Si channel and c the As -doped Si channel in the SOI wafer. hole recombination in p -Si channels 6 and the Peltier effect. The heating rate generated by the electron hole recombination can be roughly estimated as follows: P e h Eg n / t Eg I/e 1.12 ev 60 ma/e 67 mw, where Eg, n, I and e stand for the Si band gap, the number of electron hole recombination pairs, the applied current, and the electron charge, respectively. When applying a current of 60 ma, the heating power generated by the electron hole recombination is about 67 mw. The Peltier effect induced heating power difference between the two junctions is given by 7 PPeltier 2 SIT V/K 60mA 300 K 7.2 mw, where S and T are the Seebeck coefficient of the Si and absolute temperature in Kelvin, respectively. The factor 2 is because heat is generated at one junction and absorbed at the other. Assuming the Seebeck coefficient of the Si is
6 6900 J. Appl. Phys., Vol. 86, No. 12, 15 December 1999 Liao et al. FIG. 11. SIMS profiles of the BF 2 -doped and the As -doped Si with an implant dose of ions/cm 2 at 40 kev, followed by 900 C annealing for 30 min. V/K, the heating power difference due to the Peltier effect is calculated to be 7.2 mw when applying a current of 60 ma at room temperature. We can also estimate the difference of the heating power between the two half channels. The total channel voltage V T is equal to 66.5 V at a stress current of 60 ma. The corresponding channel resistance is calculated to be 1.9 k according to Fig. 7. Therefore, the resistance of the two half channels is 950 k. From Fig. 7 the currents passing through the two half channels are given by FIG. 9. The crayon (T m 260 C) melting test for the SOI testing structures: a the p -Si channel and b the n -Si channel at a stress current of 22 ma. I A V A /R half 26 V/ ma and I C V C /R half 40.5 V/ ma. The difference of the heating power between the two half channels is then equal to P leakage I C V C I A V A 42.6 ma 40.5 V 27.4 ma 26 V 1013 mw. 4 From the above discussions we know that the junction leakage effect may play a more important role in the asymmetrical heating behavior of p -Si channels than the other two effects. IV. CONCLUSIONS FIG. 10. NiSi 2 silicide line formation in the BF 2 -doped Si channel at a stress current of 90 ma. This study was initiated by investigating an asymmetrical heating behavior of the doped Si channels under high current stress. It appears that the cathode is hotter for the p -Si channel and cooler for the n -Si channel in bulk Si when the current passing through the channel is above a critical point. The asymmetrical thermal behavior is found to be associated with p /n and n /p junction leakage. The current enters the substrate when the voltage built up at the junction is higher than the junction breakdown voltage. The junction leakage causes an unequal current distribution along the Si channel and results in an asymmetrical Joule heating at both ends of the channel. The junction leakage behavior
7 J. Appl. Phys., Vol. 86, No. 12, 15 December 1999 Liao et al depends on the dopant profile in the Si channel, which is influenced by ion implantation and annealing conditions. A gradual dopant profile causes a soft breakdown behavior like the BF 2 -doped Si channel, and an abrupt junction results in a sharp junction leakage like the As -doped Si channel. When the voltage applied on the doped Si channel is above a certain level, an avalanche-like breakdown behavior occurs and a silicide line is formed inside the Si channel. 1 Å.Öberg, O. Saksvik, and K. E. Olsson, Proceedings of the 18th International Conference On Electrical Contacts, Chicago, IL, 1996, p J. S. Huang, K. N. Tu, S. W. Bedell, W. A. Lanford, S. L. Cheng, J. B. Lai, and L. J. Chen, J. Appl. Phys. 82, G. N. Morrison, J. M. Kallis, L. A. Strattan, I. R. Jones, and A. L. Lena, RADC Thermal Guide for Reliability Engineers, Report No. RADC- TR , Rome Air Development Center, Air ForceSystems Command, Griffth Air Force Base, NY J. S. Huang, C. N. Liao, K. N. Tu, S. L. Cheng, and L. J. Chen, J. Appl. Phys. 84, S. M. Sze, Physics of Semiconductor Devices, 2nd ed. Wiley, New York, J. S. Huang, Ph.D. dissertation, UCLA, A. F. Ioffe, Semiconductor Thermoelements, and Thermoelectric Cooling Infosearch, London, 1957.
Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting
Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting Process Hyun-Jin Song, Won-Ki Lee, Chel-Jong Choi* School of Semiconductor
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation 2006/5/23 1 Wafer Process Flow Materials IC Fab Metalization CMP Dielectric deposition Test Wafers Masks Thermal Processes Implant PR strip Etch PR strip Packaging Photolithography
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationDISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES
DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE ETAL-OXIDE-SEICONDUCTOR (OS) STRUCTURES KRZYSZTOF PISKORSKI (kpisk@ite.waw.pl), HENRYK. PRZEWLOCKI Institute
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More informationFeature-level Compensation & Control. Process Integration September 15, A UC Discovery Project
Feature-level Compensation & Control Process Integration September 15, 2005 A UC Discovery Project Current Milestones Si/Ge-on-insulator and Strained Si-on-insulator Substrate Engineering (M28 YII.13)
More informationChapter 3 Engineering Science for Microsystems Design and Fabrication
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationSUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes
SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes Fabrication of the scanning thermal microscopy (SThM) probes is summarized in Supplementary Fig. 1 and proceeds
More informationSemiconductor Detectors
Semiconductor Detectors Summary of Last Lecture Band structure in Solids: Conduction band Conduction band thermal conductivity: E g > 5 ev Valence band Insulator Charge carrier in conductor: e - Charge
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationSemiconductor-Detectors
Semiconductor-Detectors 1 Motivation ~ 195: Discovery that pn-- junctions can be used to detect particles. Semiconductor detectors used for energy measurements ( Germanium) Since ~ 3 years: Semiconductor
More informationEvaluation of plasma strip induced substrate damage Keping Han 1, S. Luo 1, O. Escorcia 1, Carlo Waldfried 1 and Ivan Berry 1, a
Solid State Phenomena Vols. 14-146 (29) pp 249-22 Online available since 29/Jan/6 at www.scientific.net (29) Trans Tech Publications, Switzerland doi:.428/www.scientific.net/ssp.14-146.249 Evaluation of
More informationLecture 9: Metal-semiconductor junctions
Lecture 9: Metal-semiconductor junctions Contents 1 Introduction 1 2 Metal-metal junction 1 2.1 Thermocouples.......................... 2 3 Schottky junctions 4 3.1 Forward bias............................
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationReview Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination
Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination The Metal-Semiconductor Junction: Review Energy band diagram of the metal and the semiconductor before (a)
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationIntroduction to Semiconductor Physics. Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India
Introduction to Semiconductor Physics 1 Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India http://folk.uio.no/ravi/cmp2013 Review of Semiconductor Physics Semiconductor fundamentals
More informationOPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626
OPTI510R: Photonics Khanh Kieu College of Optical Sciences, University of Arizona kkieu@optics.arizona.edu Meinel building R.626 Announcements HW#3 is assigned due Feb. 20 st Mid-term exam Feb 27, 2PM
More informationHigh-Precision Evaluation of Ultra-Shallow Impurity Profiles by Secondary Ion Mass Spectrometry
High-Precision Evaluation of Ultra-Shallow Impurity Profiles by Secondary Ion Mass Spectrometry Yoko Tada Kunihiro Suzuki Yuji Kataoka (Manuscript received December 28, 2009) As complementary metal oxide
More informatione - Galvanic Cell 1. Voltage Sources 1.1 Polymer Electrolyte Membrane (PEM) Fuel Cell
Galvanic cells convert different forms of energy (chemical fuel, sunlight, mechanical pressure, etc.) into electrical energy and heat. In this lecture, we are interested in some examples of galvanic cells.
More informationSolutions for Assignment-6
Solutions for Assignment-6 Q1. What is the aim of thin film deposition? [1] (a) To maintain surface uniformity (b) To reduce the amount (or mass) of light absorbing materials (c) To decrease the weight
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationSilicon Detectors in High Energy Physics
Thomas Bergauer (HEPHY Vienna) IPM Teheran 22 May 2011 Sunday: Schedule Silicon Detectors in Semiconductor Basics (45 ) Detector concepts: Pixels and Strips (45 ) Coffee Break Strip Detector Performance
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationCHAPTER 6: Etching. Chapter 6 1
Chapter 6 1 CHAPTER 6: Etching Different etching processes are selected depending upon the particular material to be removed. As shown in Figure 6.1, wet chemical processes result in isotropic etching
More informationSecondary ion mass spectrometry (SIMS)
Secondary ion mass spectrometry (SIMS) ELEC-L3211 Postgraduate Course in Micro and Nanosciences Department of Micro and Nanosciences Personal motivation and experience on SIMS Offers the possibility to
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationEnergetic particles and their detection in situ (particle detectors) Part II. George Gloeckler
Energetic particles and their detection in situ (particle detectors) Part II George Gloeckler University of Michigan, Ann Arbor, MI University of Maryland, College Park, MD Simple particle detectors Gas-filled
More informationSegmented Power Generator Modules of Bi 2 Te 3 and ErAs:InGaAlAs Embedded with ErAs Nanoparticles
Mater. Res. Soc. Symp. Proc. Vol. 1044 2008 Materials Research Society 1044-U10-06 Segmented Power Generator Modules of Bi 2 Te 3 and ErAs:InGaAlAs Embedded with ErAs Nanoparticles Gehong Zeng 1, Je-Hyeong
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationFabrication of a 600V/20A 4H-SiC Schottky Barrier Diode
Fabrication of a 600V/20A 4H-SiC Schottky Barrier Diode In-Ho Kang, Sang-Cheol Kim, Jung-Hyeon Moon, Wook Bahng, and Nam-Kyun Kim Power Ssemiconductor Research Center, Korea Electrotechnology Research
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationA New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis
M. Jagadesh Kumar and C. Linga Reddy, "A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis", IEEE Trans. on Electron Devices, Vol.50, pp.1690-1693,
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationSupplementary Information Interfacial Engineering of Semiconductor Superconductor Junctions for High Performance Micro-Coolers
Supplementary Information Interfacial Engineering of Semiconductor Superconductor Junctions for High Performance Micro-Coolers D. Gunnarsson 1, J.S. Richardson-Bullock 2, M.J. Prest 2, H. Q. Nguyen 3,
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationIon Implantation ECE723
Ion Implantation Topic covered: Process and Advantages of Ion Implantation Ion Distribution and Removal of Lattice Damage Simulation of Ion Implantation Range of Implanted Ions Ion Implantation is the
More informationXing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University
微纳光电子材料与器件工艺原理 Doping 掺杂 Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Semiconductor PN Junctions Xing Sheng, EE@Tsinghua LEDs lasers detectors solar
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
More informationSupplementary Information. Characterization of nanoscale temperature fields during electromigration of nanowires
Supplementary Information Characterization of nanoscale temperature fields during electromigration of nanowires Wonho Jeong,, Kyeongtae Kim,, *, Youngsang Kim,, Woochul Lee,, *, Pramod Reddy Department
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationLow temperature anodically grown silicon dioxide films for solar cell. Nicholas E. Grant
Low temperature anodically grown silicon dioxide films for solar cell applications Nicholas E. Grant Outline 1. Electrochemical cell design and properties. 2. Direct-current current anodic oxidations-part
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationElectronic PRINCIPLES
MALVINO & BATES Electronic PRINCIPLES SEVENTH EDITION Chapter 2 Semiconductors Topics Covered in Chapter 2 Conductors Semiconductors Silicon crystals Intrinsic semiconductors Two types of flow Doping a
More informationMICROCHIP MANUFACTURING by S. Wolf
by S. Wolf Chapter 15 ALUMINUM THIN-FILMS and SPUTTER-DEPOSITION 2004 by LATTICE PRESS CHAPTER 15 - CONTENTS Aluminum Thin-Films Sputter-Deposition Process Steps Physics of Sputter-Deposition Magnetron-Sputtering
More informationEffects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 6, JUNE 2001 1065 Effects of Current Spreading on the Performance of GaN-Based Light-Emitting Diodes Hyunsoo Kim, Seong-Ju Park, and Hyunsang Hwang Abstract
More informationUniversity of California Postprints
University of California Postprints Year 2007 Paper 2192 Cross-plane Seebeck coefficient of ErAs : InGaAs/InGaAlAs superlattices G H. Zeng, JMO Zide, W Kim, J E. Bowers, A C. Gossard, Z X. Bian, Y Zhang,
More informationMagnon-drag thermopile
Magnon-drag thermopile I. DEVICE FABRICATION AND CHARACTERIZATION Our devices consist of a large number of pairs of permalloy (NiFe) wires (30 nm wide, 20 nm thick and 5 µm long) connected in a zigzag
More informationPeltier Application Note
Peltier Application Note Early 19th century scientists, Thomas Seebeck and Jean Peltier, first discovered the phenomena that are the basis for today s thermoelectric industry. Seebeck found that if you
More informationChap. 11 Semiconductor Diodes
Chap. 11 Semiconductor Diodes Semiconductor diodes provide the best resolution for energy measurements, silicon based devices are generally used for charged-particles, germanium for photons. Scintillators
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Wednesday, October 30, 013 1 Introduction Chapter 4: we considered the
More informationSUPPLEMENTARY INFORMATION
Engineered doping of organic semiconductors for enhanced thermoelectric efficiency G.-H. Kim, 1 L. Shao, 1 K. Zhang, 1 and K. P. Pipe 1,2,* 1 Department of Mechanical Engineering, University of Michigan,
More informationFilm Deposition Part 1
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
More informationEquipment Innovation Team, Memory Fab. Center, Samsung Electronics Co. Ltd. San#16, Banwol, Taean, Hwansung, Kyungki, , Republic of Korea
Solid State Phenomena Vols. 103-104 (2005) pp 63-66 Online available since 2005/Apr/01 at www.scientific.net (2005) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/ssp.103-104.63 Development
More informationSi - Based Tunnel Diode Operation and Forecasted Performance
Si - Based Tunnel Diode Operation and Forecasted Performance Roger Lake Raytheon Systems Dallas, TX Si / Si x Ge -x Interband Tunnel Diodes The main tunneling process is LA and TO phonon assisted tunneling
More informationFigure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD
Supplementary figure 1 Graphene Growth and Transfer Graphene PMMA FeCl 3 DI water Copper foil CVD growth Back side etch PMMA coating Copper etch in 0.25M FeCl 3 DI water rinse 1 st transfer DI water 1:10
More informationSemiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy
Semiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy states of a material In some materials get the creation
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Fabrication of semiconductor sensor
More informationTransient Harman Measurement of the Cross-plane ZT of InGaAs/InGaAlAs Superlattices with Embedded ErAs Nanoparticles
Transient Harman Measurement of the Cross-plane ZT of InGaAs/InGaAlAs Superlattices with Embedded ErAs Nanoparticles Rajeev Singh, Zhixi Bian, Gehong Zeng, Joshua Zide, James Christofferson, Hsu-Feng Chou,
More informationEnergy Conversion in the Peltier Device
Laboratory exercise 4 Energy Conversion in the Peltier Device Preface The purpose of this exercise is to become familiar with the Peltier effect. Students will observe Peltier device working as a heat
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Monday, November 11, 013 1 Introduction Chapter 4: we considered the semiconductor
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationThe design and operational theory of ph electrodes is a very complex subject, explored only briefly here. What is important to understand is that thes
ph measurement A very important measurement in many liquid chemical processes (industrial, pharmaceutical, manufacturing, food production, etc.) is that of ph: the measurement of hydrogen ion concentration
More informationAn Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET
Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han
More informationChapter 9 Ion Implantation
Chapter 9 Ion Implantation Professor Paul K. Chu Ion Implantation Ion implantation is a low-temperature technique for the introduction of impurities (dopants) into semiconductors and offers more flexibility
More informationBreakdown Voltage Characteristics of SiC Schottky Barrier Diode with Aluminum Deposition Edge Termination Structure
Journal of the Korean Physical Society, Vol. 49, December 2006, pp. S768 S773 Breakdown Voltage Characteristics of SiC Schottky Barrier Diode with Aluminum Deposition Edge Termination Structure Seong-Jin
More information3-1-2 GaSb Quantum Cascade Laser
3-1-2 GaSb Quantum Cascade Laser A terahertz quantum cascade laser (THz-QCL) using a resonant longitudinal optical (LO) phonon depopulation scheme was successfully demonstrated from a GaSb/AlSb material
More informationLecture 8. Detectors for Ionizing Particles
Lecture 8 Detectors for Ionizing Particles Content Introduction Overview of detector systems Sources of radiation Radioactive decay Cosmic Radiation Accelerators Interaction of Radiation with Matter General
More informationTraps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy
Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Yutaka Tokuda Department of Electrical and Electronics Engineering, Aichi Institute of Technology,
More information21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN
98 21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN 21.1 Review/Background This class is an introduction to Time Dependent Dielectric Breakdown (TDDB). In the following 9 chapters, we will discuss
More informationEdge termination study and fabrication of a 4H SiC junction barrier Schottky diode
Edge termination study and fabrication of a 4H SiC junction barrier Schottky diode Chen Feng-Ping( ) a), Zhang Yu-Ming( ) a), Zhang Yi-Men( ) a), Tang Xiao-Yan( ) a), Wang Yue-Hu( ) a), and Chen Wen-Hao(
More informationThe Effect of Dipole Boron Centers on the Electroluminescence of Nanoscale Silicon p + -n Junctions
The Effect of Dipole Boron Centers on the Electroluminescence of Nanoscale Silicon p + -n Junctions Nikolay Bagraev a, Leonid Klyachkin a, Roman Kuzmin a, Anna Malyarenko a and Vladimir Mashkov b a Ioffe
More informationEE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
More informationDiffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower
Diffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower resistavity than p: due to higher carrier mobility Near linear
More informationREVISED HIGHER PHYSICS REVISION BOOKLET ELECTRONS AND ENERGY
REVSED HGHER PHYSCS REVSON BOOKLET ELECTRONS AND ENERGY Kinross High School Monitoring and measuring a.c. Alternating current: Mains supply a.c.; batteries/cells supply d.c. Electrons moving back and forth,
More informationChanging the Dopant Concentration. Diffusion Doping Ion Implantation
Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon
More informationElectro - Principles I
Electro - Principles I Page 10-1 Atomic Theory It is necessary to know what goes on at the atomic level of a semiconductor so the characteristics of the semiconductor can be understood. In many cases a
More informationCopyright 1965, by the author(s). All rights reserved.
Copyright 1965, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationMake sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2005 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationIntroduction to Thermoelectric Materials and Devices
Introduction to Thermoelectric Materials and Devices 4th Semester of 2012 2012.03.29, Thursday Department of Energy Science Sungkyunkwan University Radioisotope Thermoelectric Generator (PbTe) Space probe
More informationHopping in CVD Grown Single-layer MoS 2
Supporting Information for Large Thermoelectricity via Variable Range Hopping in CVD Grown Single-layer MoS 2 Jing Wu 1,2,3, Hennrik Schmidt 1,2, Kiran Kumar Amara 4, Xiangfan Xu 5, Goki Eda 1,2,4, and
More informationFormation of Nanostructured Layers for Passivation of High Power Silicon Devices
Vol. 113 (2008) ACTA PHYSICA POLONICA A No. 3 Proceedings of the 13th International Symposium UFPS, Vilnius, Lithuania 2007 Formation of Nanostructured Layers for Passivation of High Power Silicon Devices
More informationReactive Ion Etching (RIE)
Reactive Ion Etching (RIE) RF 13.56 ~ MHz plasma Parallel-Plate Reactor wafers Sputtering Plasma generates (1) Ions (2) Activated neutrals Enhance chemical reaction 1 2 Remote Plasma Reactors Plasma Sources
More informationLecture 6. Rapid Thermal Processing. Reading: Chapter 6
Lecture 6 Rapid Thermal Processing Reading: Chapter 6 (Chapter 6) Categories: Rapid Thermal Anneal (RTA) Rapid Thermal Oxidation (RTO) Rapid Thermal Nitridation (RTN) (and oxynitrides) Rapid Thermal Diffusion
More informationTMT4320 Nanomaterials November 10 th, Thin films by physical/chemical methods (From chapter 24 and 25)
1 TMT4320 Nanomaterials November 10 th, 2015 Thin films by physical/chemical methods (From chapter 24 and 25) 2 Thin films by physical/chemical methods Vapor-phase growth (compared to liquid-phase growth)
More informationJunction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006
Junction Diodes Most elementary solid state junction electronic devices. They conduct in one direction (almost correct). Useful when one converts from AC to DC (rectifier). But today diodes have a wide
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More information2D Materials for Gas Sensing
2D Materials for Gas Sensing S. Guo, A. Rani, and M.E. Zaghloul Department of Electrical and Computer Engineering The George Washington University, Washington DC 20052 Outline Background Structures of
More informationMODELING OF T-SHAPED MICROCANTILEVER RESONATORS. Margarita Narducci, Eduard Figueras, Isabel Gràcia, Luis Fonseca, Joaquin Santander, Carles Cané
Stresa, Italy, 5-7 April 007 MODELING OF T-SHAPED MICROCANTILEVER RESONATORS Margarita Narducci, Eduard Figueras, Isabel Gràcia, Luis Fonseca, Joaquin Santander, Carles Centro Nacional de Microelectrónica
More information