21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN

Size: px
Start display at page:

Download "21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN"

Transcription

1 LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN 21.1 Review/Background This class is an introduction to Time Dependent Dielectric Breakdown (TDDB). In the following 9 chapters, we will discuss the theory of TDDB in terms of thin and thick dielectrics and statistics of it. Dielectric breakdown has been with us for a long time. Corona discharge, arc discharge, discharge in gas tube are examples of dielectric breakdown which are reversible, that is, the dielectric is restored to its original state once the stress voltage is removed and no permanent damage is expected (except perhaps at the electrodes). Nowadays, these processes arewidely used in plasma display, fluorescent lamps and so on which depend on the reversible breakdown gases and vapor for their operation. Since people have used electricity as power sources about one hundred years ago, dielectric breakdown in solid state material has been observed which is an irreversible process. Breakdown phenomenon of metal wires and connector coated with insulation materials has become issues of long haul power lines. Problem of dielectric breakdown process occurs in MOSFETs. Although Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) involve in interface between semiconductors and insulator film, TDDB involves breaking Si-O bonds in a bulk insulator which does not relax and hence defects continue to build up accumulatively throughout the lifetime of the operation of the device. After the invention of the MOSFETs, historically, TDDB has not been seriously concerned compared to other reliability issues like NBTI and HCI because relatively thicker dielectric and low applied voltage; however, the continued scaling of MOSFETs 98

2 99 dimension causes TDDB to be a governing issues for developing highly scaled MOSFETs. Aggressive scaling of dielectric in MOSFETs for higher electrical performance leads to new insight into the phenomena when it was observed the breakdown mechanism behind of TDDB of thin and thick dielectric are very different and as we will discuss later this difference is a reason how industry can survive. Briefly, the reason is thick dielectric breakdown is correlated but thin dielectric breakdown is uncorrelated and random. Therefore the TDDB in thin dielectric needs statistical approach because its thin layer consists of a few atoms. The different TDDB mechanism allows thin dielectric film to have much longer life time and better survivability. It was not understood well in 1990s and has become clear only in mid 2000s. We think TDDB is catastrophic degradation because it happens accidentally during normal operation; however, NBTI and HCI is parametric degradation because it shows gradual degradation and it is finally broken Basic features of gate dielectric breakdown Feature: Breakdown can correlated or uncorrelated There are two kinds of the breakdown mechanism of the defect formation. Briefly, the thick dielectric is the correlated breakdown and the thin dielectric is the uncorrelated breakdown. First of all, TDDB in thick dielectrics were first noticed in 1950s and 1960s in power lines, where the dielectrics were seen to break in a characteristic pattern, known as the water tree and thus named because it was thought that the cause of the breakdown was water seepage and because the breakdown looked like a tree (thick dielectric correlated breakdown). The dielectric in this case looks like as in Error! Reference source not found. 99

3 100 Fig Tree and Bush type electric discharge structures This was a very important reliability issue, especially in long haul undersea cables. Lightning is also a dielectric breakdown phenomenon, where the clouds and the ground act like the plate of a capacitor and the air in between being the dielectric. The physics of the breakdown is same as in thick dielectrics (same fractal dimension) Fig An example of thick dielectric breakdown 100

4 101 On top of that, We observe TDDB of thin dielectrics in modern CMOS inverter because of the oxide thickness being a couple of nanometers. The nature of breakdown is very different in thin dielectrics compared to thick dielectrics. It is uncorrelated and random in nature. For thin dielectrics the transport of the electrons through it is ballistic in nature, therefore carriers don t lose energy in the oxide. This kind of transport is also completely dominated by the physics of the contacts (gate and the substrate) and we shall study it in details in the following lecture. Fig Regions of applied voltage stress and defect mechanism observed in each region It can be seen from Fig that TDDB occurs at a constant stress. At transition, we have HCI. The difference between NBTI and TDDB is one of the voltage regime and the defect generation region (in the oxide). NBTI is a low voltage phenomenon that occurs at the Si-SiO2 interface, TDDB occurs in the bulk of the oxide. Historically scaling of PMOS was less problematic from the point of view of TDDB. However, as we shall see in later lectures, it became a much more dominant problem than TDDB in NMOS scaling. Around early 2000 s or so, TDDB became a major issue due to low oxide thickness and reduction of HCI due to the use of Lightly Doped Drain (LDD). 101

5 Features: TDDB voltage (not field)-accelerated TDDB is a voltage accelerated process not field accelerated process which is a minor role in TDDB. To estimate the life time of a device, we can do a voltage accelerated testing as shown inerror! Reference source not found.. However a big problem with such a test is that of the extrapolation of the results for a few samples at high voltage and small breakdown time to low voltage and long times because of the inherent non-linear nature of the phenomena (as we will see in later lectures) due to Fig Nonlinear projection of TDDB presence of a threshold. Extrapolation for such processes with a threshold is non-linear in nature, which was not understood for a long time (till early 2000s). It is this precise non-linear projection that allowed the scaling efforts to continue by providing much more lifetime for the devices than is predicted by a linear model Features: Failure times are Weibull distributed The process of breakdown in MOSFETs is statistically distributed due to vertical stacks of the defect. Therefore in a collection of devices the time of failure of each device is different. 102

6 103 Fig Statistical distribution of failure times Each device in a circuit may have different breakdown times (Error! Reference source not found.). The net reliability of the circuit is then dependent on the reliability of the least reliable device. The range of distribution(weibull distribution as we shall see in later lectures) of the failure time is very important because the upper values maybe orders of magnitude different from the lower values and for reliable operation the lower tail should be high. It is the lower tail that has to be certified. The average value has no meaning in TDDB. 103

7 104 Fig 21.6 Weibull distribution of failure rates vs. time for failure Features: NMOS vs. PMOS Reliability In 1990 s and early 2000 s there was stalemate in the industry because the reliability models prevalent at that time predicted severely degraded reliability performance for the ITRS predicted scaling for the oxide. 104

8 105 Fig ITRS (dotted) v. Reliability predictions (red) for oxide scaling In Error! Reference source not found., we can see the maximum voltage that is allowable for safe operation vs. the oxide thickness. The black dotted line shows the industry consensus about what should be the voltage scaling that would maintain the performance. However, the predicted models showed that at about year 2000, this threshold would be crossed and if the industry roadmaps would be followed, severe reliability penalties would be incurred. The other alternative would be to follow the red curve of reliability prediction for safe voltages, but this would incur performance penalties due to lower operating voltage. This issue was resolved by understanding the fundamental non-linear physics of the dielectric breakdown phenomena. As we can see from Error! Reference source not found., the NMOS safe operating voltages continued to be higher by almost 1V over the ITRS voltage requirements, but PMOS reliability degraded, especially below 2 nm. This is due to the phenomena of minority ionization in case of PMOS (absent in NMOS); 105

9 however, soft breakdown mechanism makes surviving PMOS technology even below 2nm that we shall study in following lectures. 106 Fig NMOS v PMOS reliability. PMOS is the problem Features: Soft vs. Hard breakdown The breakdown need not be catastrophic in nature (molten poly silicon); it can be soft (without melting the poly silicon, only small pinholes) and cause the device to degrade at a much slower rate. This can raise the lifetime of the device by orders of magnitude and is a major reason why devices continue to perform reliably for a long time. 106

10 107 Fig Soft vs. Hard breakdown In Error! Reference source not found., we can see such a distinction between the hard breakdown and soft breakdown. It can be seen that for the hard breakdown, if a constant current is desired, after breakdown the voltage that should be applied on the gate should be very small, meaning that for same amount of voltage as before the breakdown, we would expect a lot more current. However, we can see that for soft breakdown this problem is not so drastic and the device can maintain the constant current characteristics even after the breakdown without much difference in the gate voltage as shown in Error! Reference source not found. Therefore the current will not increase much under the constant voltage regime. 107

11 108 Fig Increase in leakage current induced by soft breakdown 21.3 Physical characterization of breakdown spot TDDB can cause significant damage to the device. It can melt the silicon and make it go through the oxide into the poly silicon gate and eventually it reaches to source drain contact. Following figures describes various breakdown spots. 108

12 109 Fig Contact burnt out by heat dissipation of dielectric breakdown Serious heat dissipation from breakdown melts entire things such as dielectrics, poly-si gate and even source and drain contact as shown in Error! Reference source not found. Fig An example of Dielectric Breakdown Induced Epitaxy (DBIE) It is very difficult to take this image that Dielectric Breakdown Induced Epitaxy (DBIE). It looks like broken dam representing oxide layer as shown Error! Reference source not found.. Fig An example of Dielectric Breakdown Induced Migration (DBIM) Sometimes, engineer used silicide materials for gate contact to reduce resistivity of the gate contact. In this case, the serious heat from the dielectric breakdown makes 109

13 silicide to be spread out which is called as Dielectric Breakdown Induced Migration (DBIM) as shown Error! Reference source not found Fig An example of Dielectric Breakdown Induced Epitaxy (DBIE) of MOSFETs before breakdown In this case, DBIE is still in progress. Thus, the dielectric becomes short which means the defects are forming by the breakdown process. Here, the device may still be functional as shown Error! Reference source not found.. 110

14 111 Fig An example of Dielectric Breakdown Induced Epitaxy (DBIE) of MOSFETs after breakdown and re-crystallized In this stage, oxide layer is just broken up and then, poly gate region is recrystallized by the heat from the breakdown process. As we saw above figures, the dielectric breakdown process causes several negative effects on the devices and the process damages the device entirely as shown Error! Reference source not found Time-dependent defect generation A very important consideration in all our reliability issues till now has been the time exponent for the defect generation. We need to understand how it changes with change in bias and temperature. Also, the Si-O bonds are distributed in energy. In HCI, they do not all break at the same time. In TDDB due to the huge amount of energy involved in the process of defect generation, all the bonds can break (we will see the mechanism in details in later lectures). Thus the universality of the time exponent is expected to be different Conclusions We saw that the dielectric breakdown has a long history with broad implications for technology. We also saw that the physics of the breakdown of thin and thick dielectrics in very different. In thin dielectrics, understanding of the statistical distribution of the failure times is very essential. Also, measurement of TDDB and extrapolation is difficult due to non-linear nature of the phenomenon; therefore a theory of dielectric breakdown is essential along with accurate measurement techniques. 111

15 112 REFERENCES [21.1] V. Lopatin, M.D. Noskov, R. Badent, K. Kist, A.J. Swab, Positive Discharge Development in Insulating Oil: Optical Observation and Simulation IEEE Trans. On Dielec and Elec. Insulation [21.2] Alam M A, Bude J D and Ghetti A Field acceleration for oxide breakdown-can an accurate anode hole injection model resolve the E vs. 1/E controversy? 2000 IRPS Proc [21.3] Pey et al, Physical analysis of Ti-migration in 33 Å gate oxide breakdown, 2002 IRPS Proc [21.4] D. R. Volters and J. F. Verwey, Breakdown and Wearout Phenomena in SiO2 Films, Chap. 6 p.329, in Instabilities in Silicon Devices. G. M. Barbottin and A. Vapaille Eds., 1986 Elsevier Science Publishers. Stathis, IBM J. Res/Dev, 46, [21.5] Weir et al, SOFT BREAKDOWN IN ULTRA-THIN OXIDES, MRS 1999 [21.6] KL Pey, Tutorial,11th Workshop on Gate Oxide Technology, [21.7] LJ Tang et al., IEEE TDMR., 4(1), 2004, p. 38. [21.8] J. H. Stathis and D. J. DiMaria, IEDM Technical Digest, p.167, QUESTIONS 1. Mention a few differences between thick and thin oxide breakdown. 2. For thin oxides, is PMOS or NMOS more of a concern? 3. What is a Water-tree? Does it arise in thick or thin oxides? 4. What was the controversy in 1990s? And what was the resolution? 5. What are three characteristics in thin oxides that we should think about? 6. In what ways is TDDB comparable with NBTI and HCI time-degradation? Which one does it compare well to and why? 7. Why do you suspect that hard breakdown destroys the oxide while in thin oxides breakdown can be soft? 112

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:

More information

Homework 6: Gate Dielectric Breakdown. Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University.

Homework 6: Gate Dielectric Breakdown. Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University. Homework 6: Gate Dielectric Breakdown Muhammad Ashraful Alam Network of Computational Nanotechnology Discovery Park, Purdue University. In Lectures 21-26, we have discussed how thin-oxides break. Three

More information

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date:

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date: EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date: Nov 1, 2006 ClassNotes: Jing Li Review: Sayeef Salahuddin 18.1 Review As discussed before,

More information

= (1) E inj. Minority carrier ionization. ln (at p ) Majority carrier ionization. ln (J e ) V, Eox. ~ 5eV

= (1) E inj. Minority carrier ionization. ln (at p ) Majority carrier ionization. ln (J e ) V, Eox. ~ 5eV EE650R: Reliability Physics of Nanoelectronic Devices Lecture 21: Application of Anode hole injection Model to Interpret Experiments Date: Nov 8 2006 ClassNotes: Vijay Rawat Reviewer: Haldun Kufluoglu

More information

OFF-state TDDB in High-Voltage GaN MIS-HEMTs

OFF-state TDDB in High-Voltage GaN MIS-HEMTs OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding

More information

23.0 Review Introduction

23.0 Review Introduction EE650R: Reliability Physics of Nanoelectronic Devices Lecture 23: TDDB: Measurement of bulk trap density Date: Nov 13 2006 Classnotes: Dhanoop Varghese Review: Nauman Z Butt 23.0 Review In the last few

More information

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents

More information

ECE 340 Lecture 39 : MOS Capacitor II

ECE 340 Lecture 39 : MOS Capacitor II ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects

More information

30. BREAKDOWN IN DIELECTRICS WITH DEFECTS

30. BREAKDOWN IN DIELECTRICS WITH DEFECTS 127 30. BREAKDOWN IN DIELECTRICS WITH DEFECTS 30.1 Review/Background Breakdown in dielectrics has always been an important problem with a broad range of physical and technological implications. The physics

More information

Lecture 16: Circuit Pitfalls

Lecture 16: Circuit Pitfalls Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems

More information

Reliability and Instability of GaN MIS-HEMTs for Power Electronics

Reliability and Instability of GaN MIS-HEMTs for Power Electronics Reliability and Instability of GaN MIS-HEMTs for Power Electronics Jesús A. del Alamo, Alex Guo and Shireen Warnock Microsystems Technology Laboratories Massachusetts Institute of Technology 2016 Fall

More information

MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT

MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time

More information

Physical and Predictive Models of Ultrathin Oxide Reliability in CMOS Devices and Circuits

Physical and Predictive Models of Ultrathin Oxide Reliability in CMOS Devices and Circuits IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 1, MARCH 2001 43 Physical and Predictive Models of Ultrathin Oxide Reliability in CMOS Devices and Circuits James H. Stathis Invited Paper

More information

The Physics of Soft-Breakdown and its Implications for Integrated Circuits

The Physics of Soft-Breakdown and its Implications for Integrated Circuits The Physics of Soft-Breakdown and its Implications for Integrated Circuits Muhammad Ashraful Alam in collaboration with B. Weir, P. Silverman, and R. K. Smith Agere Systems, PA 18109 What is Soft-Breakdown

More information

Lecture 16: Circuit Pitfalls

Lecture 16: Circuit Pitfalls Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Shireen Warnock, Allison Lemus, and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

The Current Understanding of the Trap Generation Mechanisms that Lead to the Power Law Model for Gate Dielectric Breakdown

The Current Understanding of the Trap Generation Mechanisms that Lead to the Power Law Model for Gate Dielectric Breakdown The Current Understanding of the Trap Generation Mechanisms that Lead to the Power Law Model for Gate Dielectric Breakdown Paul E. Nicollian, Anand T. Krishnan, Cathy A. Chancellor, Rajesh B. Khamankar,

More information

Introduction to Reliability Simulation with EKV Device Model

Introduction to Reliability Simulation with EKV Device Model Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

White Paper. Temperature Dependence of Electrical Overstress By Craig Hillman, PhD

White Paper. Temperature Dependence of Electrical Overstress By Craig Hillman, PhD White Paper Temperature Dependence of Electrical Overstress By Craig Hillman, PhD 1. What is Electrical Overstress (EOS)? Electrical overstress is typically defined as an over voltage or over current event

More information

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion

More information

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher

More information

TEMPERATURE DEPENDENCE OF HCI Review/Background: 16.2 Empirical Observations regarding HCI

TEMPERATURE DEPENDENCE OF HCI Review/Background: 16.2 Empirical Observations regarding HCI 131 16. TEMPERATURE DEPENDENCE OF HCI 16.1 Review/Background: In Chapter 15, we discussed about the voltage dependence of HCI degradation. In this chapter, we will focus on the temperature dependence of

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the

More information

Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors

Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Turk J Elec Engin, VOL.14, NO.3 2006, c TÜBİTAK Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Fırat KAÇAR 1,AytenKUNTMAN 1, Hakan KUNTMAN 2 1 Electrical and

More information

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance

More information

PHYSICS NOTE. Field-Induced Thin Oxide Wearout PN-103. Introduction. Extrinsic and Intrinsic Behavior

PHYSICS NOTE. Field-Induced Thin Oxide Wearout PN-103. Introduction. Extrinsic and Intrinsic Behavior PHYSICS NOTE PN-103 Field-Induced Thin Oxide Wearout Introduction Under voltage stress, the insulating quality of a thin oxide degrades due to generation of defects. If defects align themselves sufficiently

More information

DEPARTMENT OF ELECTRICAL ENGINEERING DIT UNIVERSITY HIGH VOLTAGE ENGINEERING

DEPARTMENT OF ELECTRICAL ENGINEERING DIT UNIVERSITY HIGH VOLTAGE ENGINEERING UNIT 1: BREAKDOWN IN SOLIDS 1.) Introduction: The solid dielectric materials are used in all kinds of electrical apparatus and devices to insulate current carrying part from another when they operate at

More information

23.0 Introduction Review

23.0 Introduction Review ECE 650R: Reliability Physics of Nanoelectronic Devices Lecture 22: TDDB Statistics Date: Nov. 0, 2006 Class Notes: Lutfe Siddiqui Review: Saakshi Gangwal 23.0 Introduction Time dependent dielectric breakdown

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007

More information

MOS Capacitors ECE 2204

MOS Capacitors ECE 2204 MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!

More information

an introduction to Semiconductor Devices

an introduction to Semiconductor Devices an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -

More information

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling? LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and

More information

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the

More information

CMOS Transistors, Gates, and Wires

CMOS Transistors, Gates, and Wires CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006

More information

Long Channel MOS Transistors

Long Channel MOS Transistors Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

Breakdown Characterization

Breakdown Characterization An Array-Based Test Circuit it for Fully Automated Gate Dielectric Breakdown Characterization John Keane, Shrinivas Venkatraman, Paulo Butzen*, and Chris H. Kim *State University of Rio Grande do Sul,

More information

Electric breakdowns and breakdown mechanisms in ultrathin silicon oxides

Electric breakdowns and breakdown mechanisms in ultrathin silicon oxides Microelectronics Reliability 39 (1999) 171±179 Electric breakdowns and breakdown mechanisms in ultrathin silicon oxides J.C. Jackson a,oè Oralkan b, D.J. Dumin a, *, G.A. Brown c a Center for Semiconductor

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai

Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai E. Pop, 1,2 D. Mann, 1 J. Rowlette, 2 K. Goodson 2 and H. Dai 1 Dept. of 1 Chemistry

More information

HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the

HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment

More information

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Alex Guo and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA Sponsor:

More information

GaN based transistors

GaN based transistors GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute

More information

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of

More information

EE410 vs. Advanced CMOS Structures

EE410 vs. Advanced CMOS Structures EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

Digital Electronics Part II - Circuits

Digital Electronics Part II - Circuits Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The

More information

Lecture 11: MOS Transistor

Lecture 11: MOS Transistor Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout

More information

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of

More information

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost! Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and

More information

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier

More information

WHEN stressed by an applied voltage, an oxide film loses

WHEN stressed by an applied voltage, an oxide film loses 232 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 2, FEBRUARY 2002 A Study of Soft and Hard Breakdown Part I: Analysis of Statistical Percolation Conductance Muhammad Ashraful Alam, Senior Member,

More information

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric 048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU

More information

Displacement Damage Effects in Single-Event Gate Rupture

Displacement Damage Effects in Single-Event Gate Rupture Displacement Damage Effects in Single-Event Gate Rupture M. J. Beck 1, B. Tuttle 2,1, R. D. Schrimpf 3, D. M. Fleetwood 3,1, and S. T. Pantelides 1,4 1 Department of Physics and Astronomy, Vanderbilt University

More information

Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack

Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii Graduate School of

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring

More information

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture

More information

EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer

EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer EE 4345 Chapter 6 Derek Johnson Michael Hasni Rex Reeves Michael Custer Coupling AC Signals Constructing timing networks Constructing phase shift networks Feedback loop compensation Semiconductors use:

More information

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)

More information

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable

More information

Lecture 18 Field-Effect Transistors 3

Lecture 18 Field-Effect Transistors 3 Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Defects in Semiconductors

Defects in Semiconductors Defects in Semiconductors Mater. Res. Soc. Symp. Proc. Vol. 1370 2011 Materials Research Society DOI: 10.1557/opl.2011. 771 Electronic Structure of O-vacancy in High-k Dielectrics and Oxide Semiconductors

More information

Thin Film Transistors (TFT)

Thin Film Transistors (TFT) Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

TCAD Modeling of Stress Impact on Performance and Reliability

TCAD Modeling of Stress Impact on Performance and Reliability TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon

More information

Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ

Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues

More information

Department of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.

Department of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C. Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors

More information

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working

More information

ECE315 / ECE515 Lecture-2 Date:

ECE315 / ECE515 Lecture-2 Date: Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Simulating Negative Bias Temperature Instability of p-mosfets

Simulating Negative Bias Temperature Instability of p-mosfets Simulating Negative Bias Temperature Instability of p-mosfets Introduction The degradation of MOSFET devices having relatively thin oxide layers is generally accepted as being mainly associated with the

More information

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp 2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance

More information

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,

More information

Transistors - a primer

Transistors - a primer ransistors - a primer What is a transistor? Solid-state triode - three-terminal device, with voltage (or current) at third terminal used to control current between other two terminals. wo types: bipolar

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable

More information

Gate Carrier Injection and NC-Non- Volatile Memories

Gate Carrier Injection and NC-Non- Volatile Memories Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,

More information

A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain

A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0947 Available online at http://www.idealibrary.com on A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain

More information

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today

More information

Chapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects

Chapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects Chapter 2 Characterization Methods for BTI Degradation and Associated Gate Insulator Defects Souvik Mahapatra, Nilesh Goel, Ankush Chaudhary, Kaustubh Joshi and Subhadeep Mukhopadhyay Abstract In this

More information

The relentless march of the MOSFET gate oxide thickness to zero

The relentless march of the MOSFET gate oxide thickness to zero Microelectronics Reliability 40 (2000) 557±562 www.elsevier.com/locate/microrel The relentless march of the MOSFET gate oxide thickness to zero G. Timp a, *, J. Bude a, F. Baumann a, K.K. Bourdelle a,

More information