Harmonic Distortion Modeling of Fully-BalancedThird-order Butterworth Gm-C Filter by a Block Diagram Approach

Size: px
Start display at page:

Download "Harmonic Distortion Modeling of Fully-BalancedThird-order Butterworth Gm-C Filter by a Block Diagram Approach"

Transcription

1 0 nternational Conference on Computer Science and nformation Technology (CCST 0) PCST vol. 5 (0) (0) ACST Press, Sgapore DO: 0.776/PCST.0.V5.40 Harmonic Distortion Modelg of Fully-BalancedThird-order Butterworth Gm-C Filter by a Block Diagram Approach Ygwu Miao and Yuxg Zhang School of Electronic Engeerg University of Electronic Science and Technology of Cha, Chengdu, Cha Abstract. Accurate distortion modelg of fully-balanced Gm-C filter is the ma subject of this paper. Based on the phasor method, a block diagram approach was developed this paper. To demonstrate the flexibility of this approach, a third-order Butterworth Gm-C filter was analyzed by usg the proposed approach. A good agreement is shon between theoretical analysis and transistor level simulation by Spectre. The approach is suitable to be used early steps of the design and it can give the designer a thorough understandg of the distortion of fully-balanced Gm-C filters. Keywords: harmonic distortion; nonlear distortion; Gm-C filter; block-diagram approach; phasor method.. ntroduction Contue-time filter is extensively used a large number of electronic systems such as audio, video and communication products. t is apparent to all that the contue time filters implemented with transconductance amplifiers and capacitors known as Gm-C are very popular for some reasons such as reducg power dissipation or obtag tunability. t is usually that the learity is sacrificed for satisfyg speed or power constrats. As a result, the distorted output of the filter contas nonnegligible high-order harmonic components. t is hard to control the learity without deep understandg of the distortion behaviors of the Gm-C filter. n recent years, several papers were engaged distortion or nonlear analysis of the Gm-C filters []-[5]. t worth notg that the method adopted paper [5] is development of the analysis used to deal with distortion modelg of other circuit such as operational amplifier or tegrators [6]-[8]. Followg the pioneerg works of [5]-[8] and explorg the phasor method, we obtaed a block diagram approach. The proposed approach regards the full-balanced filter as multi-stage and feedback structures. Therefore, it is easy to understand and use. n addition, the proposed approach is flexible to deal with other filter structures. n this paper, the distortion modelg of a fully-balanced third-order Butterworth filter as shown Fig. was given to demonstrate accuracy of the approach. The paper is organized as follows. n section, the third-order Butterworth Gm-C filter is divided to two stages and the nonlear coefficients, the third-order distortion factor are calculated different subsections. n section, the theoretical results are compared with the transistor level simulation by Spectre. Simple discussions are given this section. Section V concludes this paper.. Distortion Modelg of The Third-Order Butterworth Gm-C Filter The approach developed this paper is suitable for distortion modelg of commonly used Gm-C filters. To simplify the derivation process, we divided the filter to two nonlear stages. The first stage is a nonlear transconductance stage and it is modeled subsection A. The second stage is a nonlear resistance Correspondg author. address: ygwu.miao@yahoo.com. 87

2 stage and it is analyzed subsection B. n subsection C, the nonlear coefficients of the two stages are assembled to obta the nonlear coefficients of the Gm-C filter. nonlear stage nonlear stage V g g g g g g V out Fig.. Third-order Butterworth Gm-C filter v g v g v, e, e i m i i, m, m v m g v g v, m, m i o a i m a i Fig.. Block diagram of st nonlear stage m.. Coefficients of st Nonlear Stage The block diagram of the first nonlear stage is shown Fig.. With the negative feedback and parallel connected capacitor at output, the second transconductance amplifier of the first nonlear stage, i.e. g, can m j t serve as a nonlear resistance. Providg the put current of the nonlear resistance i x e and the m s j t output voltage v = x e j t x e, we can sert them to the KC equation m, s, s i g v jc v () m m m Omittg high order terms and equatg the terms with same exponential, we get the expressions of nonlear resistance coefficients as, ( j) jc g, g,,( j) ( j C g,)( jc g,) Then we can use the similar steps to assemble the equivalent second resistance and the third amplifier g. The current ga coefficients representg the two parts dashed box Fig. can be written as a ( j) g ( j) (4),, a ( j ) g ( j ) g [ ( j )],,,, (5) After obtag the current ga coefficients, we can assemble them with the transconductance coefficients of the first transconductance amplifier the first nonlear stage. epeatg the steps as above, immediately we get the coefficients of the first nonlear stage as h ( j) a ( j) g (6), ( ) ( ), ( )(,) (7) h j a j g a j g.. Coefficients of nd Nonlear Stage Observg the circuit topology of the third-order Gm-C Butterworth filter Fig., we can fd easily the second transconductance amplifier provides a feedback path from output to put of this nonlear stage which is marked with a dash dotted le. Therefore, the block diagram of the second nonlear stage is shown Fig.. () () 88

3 g v g v, o, o i f i i d d a i a i d i m j C v o i i, d, d v e g v g v, e, e Fig... Block diagram of nd nonlear stage The connected two parts dashed box this stage is the same as the counterpart first nonlear stage. Hence, we can easily obta the current ga coefficients by usg the results above subsection and gave the expressions as a ( j) g ( j) (8),, where ( ),,( ),[,( )] (9) a j g j g j, ( j) jc g, g,,( j) ( j C g, )( jc g, ) Because the loadg effect of capacitors at output of the filter, the feedforward path Fig. is represented by a nonlear resistance. The coefficients of this nonlear resistance can be obtaed by assemblg the two blocks at lower part Fig.. The equivalent nonlear resistance can be represented by coefficients a ( j) ( j) jc g, jc ( jc g ), (0) () () a ( j) ( j) jc g g g ( j C g ) j C ( j C g )( jc g ),,,,,, () After these preparations, we can derive the coefficients of the second nonlear stage by usg the phasor j 0t method aga. Providg that put i x e j0t j0t and output v = h x e h x e, sertg them to KC s o s s equation i d = i i f, we get i ( g h ) x e [ g h g ( h ) ] x e (4) j0t j0t d, s,, s nsertg the expressions of v and i o d to the equation v i i, we get an equation as o d d 89

4 h x e h x e j 0t j 0t s s ( j )( g h ) x e ( j )[ g h g ( h ) ] x e j 0t j 0t 0, s 0,, s ( j) ( g h ) x e [ g h g ( h ) ] x e j 0t j 0t, s,, s (5) Omittg high-order terms, we easily obta the first-order coefficient of this stage as h ( j) ( j) (6) ( j ) g, Equatg the terms with third-order exponential equation (5), we get the third-order coefficient h g ( j )[ ( j)] ( j), ( j) [ ( j ) g,][ ( j) g,].. rd Order Harmonic Distortion Factor of the Filter After obtag coefficients of the two nonlear stages above subsections, we can derive the nonlear coefficients of the filter by assemblg the coefficients of first and second stages. The task can be completed with the help of phasor method as above analyses and it is neglected this subsection. Then the coefficients of the filter can be written as h, ( j) h ( j ) h ( j) h ( j)[ h ( j)] h ( j) h ( j) h ( j), ( j) a ( j) g, ( j) g, ( j )[ a ( j ) g a ( j)( g ) ] [ a ( j) g ] { g ( j )[ ( j)] ( j)},,,, ( j ) g, [ ( j ) g,][ ( j) g,] (9) Fally, the third-order harmonic distortion factor is obtaed conveniently and it is written at the bottom of this page. n many cases, the same design is used for every transconductance amplifier. Therefore, we can use a transconductance g place of g and g (x=,,) above equations. n many practical cases, the thirdorder nonlear transconductance coefficient g x x is proportional to first-order one g. As a result, we use the product of ratio and lear transconductance g to present the third-order nonlear coefficient g. Hence, the equation (0) can be simplified as (7) (8) h ( j) HD v 4 h ( j),, v ( j )[ a ( j ) g, a ( j)( g, ) ][ ( j) g,] [ a ( j) g, ] { g, ( j )[ ( j)] ( j)} 4 ( j) a ( j) g,[ ( j ) g,] ( j)[ ( j ) g,][ ( j) g,] (0) HD ( j ) v jc( jc g) g ( jc g) j Cg g [ ( jc) g ] 4 ( jc g) [ jc ( jc g)g ] j C g [ jc( jc g) g ] () From above simplified expression, we fd that the third-order harmonic distortion is directly proportional to ratio of g to g (=,, x=,,). Although the third-order harmonic is maly contributed by thirdorder nonlearity, the frequency-dependent behavior is strongly affected by the lear transconductance of the x, x, amplifier and the load capacitance. 840

5 V d d Cadence, V =0.V MATAB, V =0.V Cadence, V =0.V -50 MATAB, V =0.V Cadence, V =0.V o V V o HD (db) MATAB, V =0.V V s s Fig.4. Fully-differential OTA with herent CMF nput Frequency (Hz) Fig. 5. Third-order distortion factor curve. Simulation The accuracy of the proposed approach is verified this section by comparg results between theoretical analysis and transistor level simulation. The transconductance amplifier used this paper is a fullydifferential OTA with herent common mode feedback [9] and it is illustrated Fig.4. The third-order Gm-C Butterworth filter shown Fig. used a 0.5μm CMOS process and was simulated Spectre with susoid put signals with different amplitude. The tolerances of the simulator were set to relative small value to avoid excess numerical error. The output data of the transient simulation was post processed by Fourier analysis to get the harmonic components and the simulated third-order distortion factors. The curves of the simulated distortion factor are drawn Fig.5. The nonlear coefficients of the transconductance amplifier were extracted by usg Fourier analysis when a susoid excitation signal is used as put of the amplifier. With these steps, we obta the nonlear coefficients g = 8μA/V and g x, x, = 5μA/ V (=,, x=,,). The ratio of third-order nonlear coefficient to lear transconductance is calculated by the expression = g g. All the load capacitors were sized equal to 0 pf, which yieldg a cut-off frequency of. MHz. The equations derived previous section were plotted MATAB and drawn Fig.5. Excellent agreement has been observed between results of theoretical analysis and circuit simulation with EDA tool the frequency range of terest. 4. Conclusion n this paper, a block diagram approach based on phasor method was developed to model the distortion of a fully-balanced third-order Gm-C Butterworth filter. The theoretical results are accordance with the circuit simulation at transistor level. n addition, the approach used the paper shows flexibility for that it can be used to evaluate distortion of tegrator, biquad and other high-order Gm-C filter. More important, the proposed approach gives more sights and understandg of the distortion behaviors of fully-balanced filters. t can serve as a helpful tool to predict the distortion early steps of the contue time filters design and avoid time-consumg transient simulation. 5. eferences [] Zhaonian Zhang, Celik, A., Sotiriadis, P.P., A fast state-space algorithem to estimate harmonic distortion fullydifferential weakly nonlear Gm-C filters, Proc. SCAS 006, pp [] Zhaonian Zhang, Celik, A., Sotiriadis, P.P., State-space harmonic distortion modelg weakly nonlear, fully balanced Gm-C filters-a modular approach resultg closed-form solutions, EEE, Trans. Circuits Syst., Fundam. Theory Appl., vol.5, no., pp.48-59, Jan 006. [] Celik, A., Zhaonian Zhang, Sotiriadis, P.P., A State-Space Approach to ntermodulation Distortion Estimation Fully Balanced Bandpass Gm C Filters With Weak Nonlearities, EEE, Trans. Circuits Syst., Fundam. Theory Appl., vol.54, no.4, pp , April 007. [4] Sotiriadis, P.P., Celik, A., oizos, D., Zhaonian Zhang, Fast State-Space Harmonic-Distortion Estimation Weakly Nonlear Gm C Filters, EEE, Trans. Circuits Syst., Fundam. Theory Appl., vol.54, no., pp.8-8, Jan

6 [5] Palumbo, G., Pennisi, M., Pennisi, S., Distortion analysis the frequency doma of a Gm-C biquad, Proc. 8th European Conference on Circuit Theory and Design (ECCTD 007), Sevilla, Spa, pp.-5, Aug 007. [6] G.Palumbo, S.Pennisi, High-frequency harmonic distortion feedback amplifiers: analysis and application, EEE, Trans. Circuits Syst., Fundam. Theory Appl., vol.50, no., pp.8-40, Mar. 00. [7] S.O.Cannizzaro, G.Palumbo, S.Pennisi, Accurate estimation of high-frequency harmonic distortion two-stage Miller OTAs, EE Proc. Circuits, Devices Syst., vol.5, no.5, pp.47-44, Oct [8] S. O. Cannizzaro, G.Palumbo, S.Pennisi, An approach to model high-frequency distortion negative-feedback amplifiers, nternational Journal of Circuit Theory and Applications, vol.6, no., pp.-8, Jan/Feb 008. [9] Sanchez-Sencio, E., Silva-Martez, J.: CMOS transconductance amplifiers, architectures and active filters: a tutorial, EE Proc. Circuits, Devices Syst., vol.47, no., pp.-, Feb

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

Volterra Series: Introduction & Application

Volterra Series: Introduction & Application ECEN 665 (ESS : RF Communication Circuits and Systems Volterra Series: Introduction & Application Prepared by: Heng Zhang Part of the material here provided is based on Dr. Chunyu Xin s dissertation Outline

More information

Frequency domain analysis of linear circuits using synchronous detection

Frequency domain analysis of linear circuits using synchronous detection Frequency doma analysis of lear circuits usg synchronous detection Introduction In this experiment, we will study the behavior of simple electronic circuits whose response varies as a function of frequency.

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Lecture notes 1: ECEN 489

Lecture notes 1: ECEN 489 Lecture notes : ECEN 489 Power Management Circuits and Systems Department of Electrical & Computer Engeerg Texas A&M University Jose Silva-Martez January 207 Copyright Texas A&M University. All rights

More information

CMOS Analog Circuits

CMOS Analog Circuits CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Appendix A Butterworth Filtering Transfer Function

Appendix A Butterworth Filtering Transfer Function Appendix A Butterworth Filtering Transfer Function A.1 Continuous-Time Low-Pass Butterworth Transfer Function In order to obtain the values for the components in a filter, using the circuits transfer function,

More information

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

A Simplified Circuit to Model RC Interconnect

A Simplified Circuit to Model RC Interconnect A Simplified Circuit to Model C Interconnect Patricia enault, Pirouz Bazargan-Sabet ASIM/LIP6, rue Cuvier - Paris Abstract: In very deep submicron technologies, the parasitic capacitor and resistance can

More information

Experimental verification of the Chua s circuit designed with UGCs

Experimental verification of the Chua s circuit designed with UGCs Experimental verification of the Chua s circuit designed with UGCs C. Sánchez-López a), A. Castro-Hernández, and A. Pérez-Trejo Autonomous University of Tlaxcala Calzada Apizaquito S/N, Apizaco, Tlaxcala,

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engeerg Department of Electrical Engeerg and Computer Sciences Elad Alon Homework # Solutions EECS141 PROBLEM 1: VTC In this problem we will analyze the noise

More information

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

Midterm 1 Announcements

Midterm 1 Announcements Midterm Announcements eiew session: 5-8pm TONIGHT 77 Cory Midterm : :30-pm on Tuesday, July Dwelle 45. Material coered HW-3 Attend only your second lab slot this wee EE40 Summer 005: Lecture 9 Instructor:

More information

Design of Three-Stage Nested-Miller Compensated Operational Amplifiers Based on Settling Time

Design of Three-Stage Nested-Miller Compensated Operational Amplifiers Based on Settling Time Design of Three-tage Nested-Miller ompensated Operational Amplifiers Based on ettling Time Hamed Aminzadeh, Khalil Mafinezhad, and Reza otfi, Abstract ettling performance of operational amplifiers (opamps)

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

Pole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview

Pole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview Pole-Zero Analysis of Low-Dropout (LDO Regulators: A Tutorial Overview Annajirao Garimella, Punith R. Surkanti and Paul M. Furth VLSI Laboratory, Klipsch School of Electrical and omputer Engineering New

More information

BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R

More information

EE115C Digital Electronic Circuits Homework #4

EE115C Digital Electronic Circuits Homework #4 EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors

More information

Measurement and Simulation of a CMOS Current Conveyor Negative Capacitor for Metamaterials

Measurement and Simulation of a CMOS Current Conveyor Negative Capacitor for Metamaterials Measurement and Simulation of a CMOS Current Conveyor Negative Capacitor for Metamaterials Varun S. Kshatri, John M. C. Covington III, Kathryn L. Smith, Joshua W. Shehan, Thomas P. Weldon, and Ryan S.

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

MOS Inverters. Digital Electronics - INEL Prof. Manuel Jiménez. With contributions by: Rafael A. Arce Nazario

MOS Inverters. Digital Electronics - INEL Prof. Manuel Jiménez. With contributions by: Rafael A. Arce Nazario MOS Inverters igital Electronics - INE 407 Prof. Manuel Jiménez With contributions by: Rafael A. Arce Nazario Objectives: Introduce MOS Inverter Styles Resistor oad Enhancement oad Saturated / ear epletion

More information

Electronics Lecture 8 AC circuit analysis using phasors

Electronics Lecture 8 AC circuit analysis using phasors Electronics Lecture 8 A circuit analysis usg phasors 8. Introduction The preious lecture discussed the transient response of an circuit to a step oltage by switchg a battery. This lecture will estigate

More information

Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling.

Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Whites, EE 322 Lecture 23 Page 1 of 13 Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Recall from the last lecture that the NorCal 40A uses a Class C power amplifier. From Fig. 10.3(b) the collector

More information

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles

Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles EE 508 Lecture 41 Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles by Randy Geiger Iowa State University Review from last lecture Conventional Wisdom:

More information

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14 Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

More information

388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off

388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 3, December 2001, 387-397 A COMPARATIVE STUDY OF TWO SECOND-ORDER SWITCHED-CAPACITOR BALANCED ALL-PASS NETWORKS WITH DIFFERENT

More information

Lecture 4, Noise. Noise and distortion

Lecture 4, Noise. Noise and distortion Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth

More information

ACTIVE FILTER DESIGN has been thoroughly investigated

ACTIVE FILTER DESIGN has been thoroughly investigated IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL 44, NO 1, JANUARY 1997 1 Structure Generation Design of Multiple Loop Feedback OTA-Grounded Capacitor Filters Yichuang

More information

Bridge Measurement 2.1 INTRODUCTION Advantages of Bridge Circuit

Bridge Measurement 2.1 INTRODUCTION Advantages of Bridge Circuit 2 Bridge Measurement 2.1 INTRODUCTION Bridges are often used for the precision measurement of component values, like resistance, inductance, capacitance, etc. The simplest form of a bridge circuit consists

More information

Available online at ScienceDirect. Procedia Technology 17 (2014 )

Available online at  ScienceDirect. Procedia Technology 17 (2014 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 17 014 ) 335 34 Conference on Electronics, Telecommunications and Computers CETC 013 Van der Pol Approximation Applied to Wien

More information

Lecture 17 Date:

Lecture 17 Date: Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A

More information

Very Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input

Very Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input Very Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input Teresa Serrano-Gotarredona, Bernabé Linares-Barranco, and Andreas G. Andreou National Microelectronics Center (CNM), Ed.

More information

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Introduction This Application Note covers the design of a Sallen-Key highpass biquad. This design gives low component and op amp sensitivities.

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

Compact MOS-RC Voltage-Mode Fractional- Order Oscillator Design

Compact MOS-RC Voltage-Mode Fractional- Order Oscillator Design dspace.vutbr.cz Compact MOS- Voltage-Mode Fractional- Order Oscillator Design KARTCI, A.; HERENCSÁR, N.; KOTON, J.; PSYCHALINOS, C. Proceedings of the 07 3 European Conference on Circuit Theory and Design

More information

Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

Deliyannis, Theodore L. et al Two Integrator Loop OTA-C Filters Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Chapter 9 Two Integrator Loop OTA-C Filters 9.1 Introduction As discussed

More information

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez Power Management Circuits and Systems Basic Concepts: Amplifiers and Feedback Jose Silva-Martinez Department of Electrical & Computer Engineering Texas A&M University January 2, 209 Non-Inverting Amplifier

More information

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 = ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Sophomore Physics Laboratory (PH005/105)

Sophomore Physics Laboratory (PH005/105) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision

More information

FILTER DESIGN FOR SIGNAL PROCESSING USING MATLAB AND MATHEMATICAL

FILTER DESIGN FOR SIGNAL PROCESSING USING MATLAB AND MATHEMATICAL FILTER DESIGN FOR SIGNAL PROCESSING USING MATLAB AND MATHEMATICAL Miroslav D. Lutovac The University of Belgrade Belgrade, Yugoslavia Dejan V. Tosic The University of Belgrade Belgrade, Yugoslavia Brian

More information

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers 6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,

More information

Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits

Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 10, OCTOBER 2003 1297 Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits Peng Li, Student

More information

Fully Integrated Dickson Charge Pumps with Optimized Power Efficiency

Fully Integrated Dickson Charge Pumps with Optimized Power Efficiency Proceedings of the World Congress on Engineering and Computer Science 00 ol Fully ntegrated Dickson Charge Pumps with Optimized Power Efficiency Jan Dreloigne Abstract This paper describes how the power

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA AA-3 LEZIONI DI FILTI ANALOGICI Danilo Manstretta AA -3 AA-3 High Order OA-C Filters H() s a s... a s a s a n s b s b s b s b n n n n... The goal of this lecture is to learn how to design high order OA-C

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

6.301 Solid State Circuits Recitation 6: Bandwidth in Multistage Amplifiers Prof. Joel L. Dawson

6.301 Solid State Circuits Recitation 6: Bandwidth in Multistage Amplifiers Prof. Joel L. Dawson In the last recitation, we talked about managing the s and Cs, as well as the Miller Effect, to achieve high bandwidths. What I showed you were a couple of architectural tricks, namely the cascode and

More information

Accurate Fourier Analysis for Circuit Simulators

Accurate Fourier Analysis for Circuit Simulators Accurate Fourier Analysis for Circuit Simulators Kenneth S. Kundert Cadence Design Systems (Based on Presentation to CICC 94) Abstract A new approach to Fourier analysis within the context of circuit simulation

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT

More information

FEEDBACK AND STABILITY

FEEDBACK AND STABILITY FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

More information

FRACTIONAL ORDER FILTER BASED ON FRACTIONAL CAPACITORS AND FRACTIONAL INDUCTOR

FRACTIONAL ORDER FILTER BASED ON FRACTIONAL CAPACITORS AND FRACTIONAL INDUCTOR FRACTIONAL ORDER FILTER BASED ON FRACTIONAL CAPACITORS AND FRACTIONAL INDUCTOR MadhabChandraTripathy Assistant Professor College of Engineering and Technology Techno Campus, Ghatikia Bhubaneswar-751029

More information

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011 Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 2

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications

More information

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012 1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

More information

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC

More information

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, 2006 6-7 pm, Room TBA First retrieve your EE2110 final and other course papers and notes! The test will be closed book

More information

Harmonic Modeling of Networks

Harmonic Modeling of Networks Harmonic Modeling of Networks Thomas H. Ortmeyer ECE Dept. Clarkson University Potsdam, NY 13699-5720 M. Fayyaz Akram Dept. of Elec. Eng. Univ. of Engineering and Technology Lahore, Pakistan Takashi Hiyama

More information

Rapid Stabilization for a Korteweg-de Vries Equation From the Left Dirichlet Boundary Condition

Rapid Stabilization for a Korteweg-de Vries Equation From the Left Dirichlet Boundary Condition 1688 IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 58, NO. 7, JULY 2013 Rapid Stabilization for a Korteweg-de Vries Equation From the Left Dirichlet Boundary Condition Eduardo Cerpa and Jean-Michel Coron

More information

Outline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications

Outline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications Introduction Delay-Locked Loops DLL overview CMOS, refreshg your memory Buildg blocks: VCDL PD LF DLL analysis: Lear Nonlear Lock acquisition Charge sharg DLL Applications Phase-Locked Loops PLL Applications

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

DISCRETE SEMICONDUCTORS DATA SHEET. BFQ19 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14

DISCRETE SEMICONDUCTORS DATA SHEET. BFQ19 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14 DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC14 September 1995 DESCRIPTION PINNING NPN transistor in a SOT89 plastic envelope intended for application in thick and thin-film

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )

More information

Heap Charge Pump Optimisation by a Tapered Architecture

Heap Charge Pump Optimisation by a Tapered Architecture R. Arona, E. Bonizzoni, F. Maloberti, G. Torelli: "Heap Charge Pump Optimisation by a Tapered Architecture"; Proc. of the IEEE International Symposium on Circuits and Systems, ISCAS 2005, Kobe, 23-26 May,

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Single Phase Parallel AC Circuits

Single Phase Parallel AC Circuits Single Phase Parallel AC Circuits 1 Single Phase Parallel A.C. Circuits (Much of this material has come from Electrical & Electronic Principles & Technology by John Bird) n parallel a.c. circuits similar

More information

Bipolar junction transistors

Bipolar junction transistors Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma

More information

ECEN326: Electronic Circuits Fall 2017

ECEN326: Electronic Circuits Fall 2017 ECEN36: Electronic Circuits Fall 07 Lecture 7: Feedback Sa Palero Analo & Mixed-Sal Center Texas A&M University Announceents Hoework 7 due /9 Exa 3 / 8:00-0:00 Closed book w/ one standard note sheet 8.5

More information

Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter

Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter Circuits Syst Signal Process (2010) 29: 913 924 DOI 10.1007/s00034-010-9189-1 Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter Pipat Prommee Thanate Pattanatadapong Received: 23 February

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o

More information

Adaptive Electromechanical Tuned Vibration Absorbers and Their Application in Semi-Active Fluid Mounts

Adaptive Electromechanical Tuned Vibration Absorbers and Their Application in Semi-Active Fluid Mounts roceedgs of th nternational ongress on Acoustics, A 3-7 August, Sydney, Australia Adaptive Electromechanical Tuned Vibration Absorbers and Their Application Semi-Active Fluid Mounts Nader Vahdati (), Somayeh

More information

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1 Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators

More information

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS 5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS 5.1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density

More information

Lab 1 Getting Started with EDA Tools

Lab 1 Getting Started with EDA Tools Lab Getting Started with EDA Tools E3-238: Analog LSI Circuits INTRODUCTION The objective of this lab is to familiarize you with the Cadence irtuoso design environment. The irtuoso environment provides

More information

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 ) Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3

More information

Electronics II. Final Examination

Electronics II. Final Examination f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm

More information

Computing running DCTs and DSTs based on their second-order shift properties

Computing running DCTs and DSTs based on their second-order shift properties University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering Information Sciences 000 Computing running DCTs DSTs based on their second-order shift properties

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall

More information

Research Article Current Mode Biquad Filter with Minimum Component Count

Research Article Current Mode Biquad Filter with Minimum Component Count Hindawi Publishing Corporation Active and Passive Electronic Components Volume 2 Article ID 39642 7 pages doi:.55/2/39642 Research Article Current Mode Biquad Filter with Minimum Component Count Bhartendu

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information