Report for MOSIS Education Program (Research) An Ultra-Low-Power Self-Biased Current Source
|
|
- Barry Gilbert
- 6 years ago
- Views:
Transcription
1 Repor or MO Educaion rogram (Research) D: T3AG AQ An Ulra-Low-ower el-biased Curren ource repared by: Edgar Mauricio Camacho Galeano, uden Márcio Cherem chneider, roessor nsiuion: Federal Universiy o ana Caarina Elecrical Engineering Deparmen negraed Circuis Laboraory Dae o ubmission: May,
2 DEGN OF AN ULTRA-LOW-OWER CURRENT OURCE Edgar Mauricio Camacho-Galeano, Carlos Galup-Monoro, and Márcio Cherem chneider Deparameno de Engenharia Elérica, Universidade Federal de ana Caarina, Brazil. ABTRACT This paper presens he design o an ulra low-power sel-biased curren source. We have designed a pa curren reerence in boh.5µm and.35µm CMO echnologies. The associaion o a very simple opology, an eicien design mehodology, and low oupu conducance rapezoidal ransisors has resuled in area o.6mm and power consumpion around o nw. Eperimenal resuls or he.5µm CMO echnology validae he design and show ha he curren source can operae rom supply volage down o.v wih a regulaion beer han 8%/V o supply volage.. NTRODUCTON The increasing demand or inepensive very-low-power porable and implanable medical applicaions has resuled in he inegraion o low-volage CMO analog circuis compaible wih sandard VL echnologies [], [7]. This endency has moivaed he developmen o sysemaic mehodologies or analog design. Furhermore, eicien, simple and easy-o-design analog circui srucures are highly desirable [], [], [6]. CMO analog design based on he inversion level echnique has been shown o be a robus alernaive or high perormance in very-low-power [3] and low-volage circuis []. This echnique uses he curren as he main design variable. Thus, analog circuis based on such a design echnique require a selbiased curren source (BC) o operae a he nominal inversion level. Moreover, he generaion o on-chip curren reerences avoids he need or an era pad o communicae wih he eernal environmen. everal BC circuis are ound in he lieraure [] - [7], bu a design mehodology or easy reuse or design is no available ye. Our BC is based on he circuis proposed in [], [5], [6], and [7], which have he same curren dependence on emperaure. Despie he simpliciy o he circui proposed in [], i uses a resisor ha or small currens (pa-na) consumes a very large silicon area. To avoid he need or a resisor, he auhors o [6] use a MOFET working in he riode region o replace he resisor. Even hough simple, he BC o [6] is no suiable or low volage operaion, as poined ou in [7]. Anoher implemenaion o an BC is presened in [5] bu he large curren gains and operaion in srong inversion o some o is ransisors degrade is power eiciency. Reerence [7] presens anoher proposal o an BC, a less simple srucure han he previously menioned ones. The circui in [7] uses a sel-cascode MOFET (CM) in srong inversion and a TAT volage reerence generaed by means o a curren raio. Alhough appropriae or low volage operaion, he power eiciency o he curren source in [7] is no high due o he use o slighly more comple srucures and operaion in srong inversion o some ransisors. This paper presens he design o a sel-biased curren source dedicaed o echnology-independen inversion level biasing, which is suiable or low-volage and very low power applicaions. Our BC circui uses MOFET s only and can operae down o V supply volage (in sub-.8µm echnologies his circui can operae rom.6v) and ehibis low sensiiviy o supply volage. n ecion, he ACM model [8] and he concep o inversion level are summarized. We develop he basic design equaions or he BC using he ACM model in ecion 3. ecion inroduces he low-volage CMO BC. The design mehodology o obain he dimensions o he MOFET s is ormulaed in ecion 5. As a design eample, a very low power BC is implemened in boh.5µm and.35µm CMO processes and he associaed simulaion and eperimenal resuls are presened in ecion 6. Finally, concluding commens are presened in ecion 7.. THE ACM MODEL n he design mehodology o he sel-biased curren source, we have employed ACM, a curren-mode MOFET model ha uses he concep o inversion level [8]. According o he ACM model, he drain curren can be spli ino he orward ( F ) and reverse ( R ) currens where D = = i i ) () F R ( r W = Q = Q L Q ( ) (.a) φ = µ C' o n (.b) F ( R ) depends on gae and source (drain) volages. n orward sauraion, F >> R ; consequenly, D = F i. is he normalizaion (speciic) curren and Q is he shee speciic curren ( or W = L ), i (r ) is he orward (reverse) inversion level, and µ, n, C o, φ, and W/L= are he mobiliy, slope acor, gae oide capaciance/area, hermal volage, and he ransisor aspec raio, respecively. The relaionship beween curren and volage is given [8] by
3 V V ( D) = φ ( + i ) + i ( r) + ln ( r) V (3) VG VT () n where V is he pinch-o volage and V TO is he zero bias hreshold volage. More deails abou ()-() can be ound in [8]. The sel-biased curren-source circui proposed here is an eracor o normalizaion (speciic) curren Q [5] opimized or low-volage and very low power applicaions. 3. DEGN EQUATON FOR CM AND B The core o he BC is he CM shown in Figure. The V- characerisic o he CM is very appropriae or building lowvolage analog blocks such as curren reerences and sub-mv TAT volage reerences [3] [7]. Figure. chemaic o he CM conneced in diode coniguraion (V B =V B =). The design equaions (7)-(9) ha describe he V- characerisic o he CM have been deduced using ()-(3) and he schemaic in Fig.. According o (), he drain currens o M and M can be epressed as uncions o he orward and reverse inversion levels = i (5) F ( + (6) D = F R = i ir) = ince V =V =V and V D =V, hen i r = i [5]; hus, rom (5) and (6) we can ind he relaionship beween i and i = + + i i (7) wih he raio X / deined by he gain o a MO curren mirror. The applicaion o (3) o M resuls in V V φ + ( + i ) + ln( + i ) = (8) are readily deermined. n he ollowing, we show he implemenaion o a reerence volage or V X. Figure. el-biased srucure (B) The sel-biased srucure in Fig. can be used o generae V X a he inermediae node o he CM []. The volage V re can be calculaed using (3) and assuming M 8 -M 9 in weak inversion sauraion. Noing ha V 8 =V 9, D8 = D9, and V re =V 8, hen Vre = V9 + φ ln( K ) where 8 K = () 9 n our circui opology, V 9 can be eiher zero or a TAT volage generaed by means o a second CM operaing in weak inversion, as shown in Fig. 3. The applicaion o epressions (7-9) o he CM composed o M 3 and M operaing in weak inversion gives = + V9 φ ln () 3 Boh TAT volage reerences epressed by () and () are immune o supply volage as well as o echnological parameers variaions as long as he ransisors operae in weak inversion. According o epression (), in weak inversion he CM can operae as a very-low-volage TAT reerence, which is independen o curren level and echnology. The previous equaions and some consideraions or design will be used in ecion 5 o develop a design mehodology appropriae or low volage and very low power.. THE ROOED LOW-VOLTAGE BC A simple version o our BC circui is shown in Fig. 3, where V 9 can be eiher zero or V X(W). We propose a simple power eicien BC circui ha replaces he resisor o he implemenaion in [] wih an CM operaing in moderae inversion o achieve he requiremens o low curren and low volage operaion. while, or M V = ( + i ) + ln( + i ) φ + Equaions (7), (8), and (9) wih ive unknowns (V, i, i, / and V X ) have been insrumenal in he developmen o he design mehodology o he BC. we assume ha a volage generaor ses V X a a given value and a (MO) curren mirror deines /, he inversion levels i and i as well as he currens (9) K : Figure 3. el-biased curren source circui
4 When he swich in Fig. 3 is conneced o ground, he TAT volage reerence is produced by an inenional ose (K in Fig. 3) beween MO devices M 8 and M 9 boh biased in weak inversion. n his case, he TAT volage is given by (), wih V 9 =. This circui simple opology is appropriae or applicaions where moderae perormance is oleraed. Also, his circui is sable or K > and is very accurae or K [7]. Anoher orm or implemening he TAT volage reerence can make use o a second CM (M 3, M ) biased in weak inversion and K=; hus, V re =V 9, wih V 9 given by (). This second implemenaion resuls in improved symmery and maching o he srucure and allows a simple implemenaion o M 8 -M 9 wih rapezoidal ransisors [], which are employed o improve regulaion o he curren reerence wihou requiring a large silicon area. 5. DEGN METHODOLOGY The design speciicaions o he curren reerence are usually he minimum supply volage (V DDmin ), power dissipaion, silicon area, and sensiiviies, in addiion o re, he value o he curren isel. The design mehodology can be based on a maimum power supply or a curren reerence ( re ) value, and he ransisor dimensions are opimized o achieve low volage operaion. This mehodology can be applied o eiher he simple opology (swich conneced o ground), or he symmeric opology (swich conneced o node V X(W) ) in Fig. 3. The minimum supply volage, which is deermined by he consrains imposed by he wo lemos branches in Fig. 3, can be wrien as V DD ma{ VDsa, + VG, M, VG, + VDsa, M 8 + V} (.a) where V Dsa,M8 mv since M 8 operaes in weak inversion. The p-channel ransisors are sized in order o operae in weak inversion, wih an inversion level close o or smaller; hereore, V Dsa, mv and V G, V T. ince V X is less han mv, and M operaes in moderae inversion wih V G,M V TN + mv we can use he irs-order approimaion VDD ma{ VT, VTN } + mv (.b) or he minimum supply volage. O course, epression (.b) is a rough approimaion or he minimum supply volage. n our design mehodology, we have chosen he CM o operae in moderae inversion wih i =3 or, equivalenly, V =V (M.) (please, see (8)). V 9 =, we can calculae i rom equaion (9) or, equivalenly, solve or ( + i ) + ln( K ) = + ln( ) (3) =. Once has been calculaed or a given K, e. g. K=, one can proceed o calculae / rom (7) ( + ) 3( + N) = and N re = () 3 Q For a curren reerence re << Q, 9 = keeps M 9 in weak inversion and he acor N deines a rade-o beween power consumpion and area. The aspec raio ( ) o he MO ransisors M 5 -M 7 (M ) is calculaed using (.a), and a proper choice o he inversion level, usually less han or low volage applicaions. For he design o he symmeric opology we have used he same previous mehodology wih K=, and 3, calculaed rom () or a given V 9. The sensiiviy o he circui o supply power is associaed wih he Early eec o M 7 and M 8. The Early eec can be reduced using long channel lenghs ha, however, demand large silicon area. One approach o obaining long channel lenghs wih moderae area is he rapezoidal ransisor proposed in []. 6. REULT To veriy he design mehodology and perormance o he proposed circui, he wo opologies in Fig. 3 have been designed or boh AM-.35µm and AM-.5µm CMO echnologies. A comparison o simulaed resuls is given in Table, Fig. and Fig. 5 or re =pa, N=, K=9 =.35, 9 =, / =. and or / 3 =. The ransisor dimensions or he symmeric opology in AM-.5µm are presened in Table. A symmeric BC was implemened in a.5µm CMO echnology and occupies an area o 3µm. imulaion and eperimenal resuls are compared in Fig. (b) and Fig. 5(b). These resuls validae he design and show ha he BC can operae rom supply volage slighly lower han V TN + V T. The measured sensiiviies o he TAT reerence volage and o he reerence curren o V DD are below +.%/V and +8%/V, respecively. The average curren reerence o a ive sample se wih wo dieren layous is pa wih maimum deviaion o ±% a.v o supply volage. Table : ummary o simulaion resuls arameer imple opology, K=9 ymmeric opology, K= Uni.35µ.5µ.35µ.5µ V DDmin V ower (V DDmin) nw V TAT RR(DC)+ a V DD V DDmin >7 >75 >9 >95 db Vre sensiiviy ov DD %/V Vre sensiiviy o T %/ o C re sensiiviy o V DD %/V re sensiiviy o T %/ o C ( = 65( na 8( na QN ).35 ) u QN ( ).5 = ) u Table : Transisor dimensions or he symmeric opology (AM-.5µm). arameer M M M 3 M M 5-7() M 8-9 W [µm] L [µm] 8 9 6
5 6 - [ A ] [ A ] imulaion Eperimen (a) ymmeric opology AM-.35µm (imulaion) Figure. Curren reerence agains supply volage.6 [ V ] (b) ymmeric opology AM-.5µm (a) ymmeric opology AM-.35µm (imulaion) (b) ymmeric opology AM-.5µm Figure 5.. TAT volage reerence ( V(w.i)) agains supply volage [ V ] imulaion Eperimen 7. CONCLUON A low-volage low-power sel-biased curren-source has been proposed. Design equaions based on he ACM model in any inversion level have been provided. The proposed circuis are process-independen and reproducible in any sandard CMO echnology. imulaion and eperimenal resuls have shown ha he sel-biased curren sources provide low-volage, ulralow-power operaion and low sensiiviy o changes in he supply volage. The BC and design mehodology proposed here are especially suied or very-low-power applicaions. 8. ACKNOWLEDGEMENT We hank CNq, he Brazilian Agency o cience and Technology, or he parial inancial suppor o his work. MO is graeully acknowledged or providing access o inegraion. 9. REFERENCE [] J.F. Duque-Carrillo e al. VERD: An acousically programmable and adjusable CMO mied-mode signal processor or hearing aid applicaions. EEE J. olid-ae Circuis, vol. 3, no. 5, pp , May 996. []. Yan and E. ánchez-inencio, Low volage analog circui design echniques: A uorial ECE Trans. Fundamenals, vol. E- A, No., pp. -7, February. [3] B.Linares-Barranco and T. errano-goarredona, On he design and characerizaion o emoampere curren-mode circuis EEE J. olid-ae Circuis, vol. 38, pp , Augus 3. [] E. Vioz and J. Fellrah, CMO analog circuis based on weak inversion operaion, EEE J. olid-ae Circuis, vol. C-, pp. -3, June 977. [5] E.A Vioz and C.C Enz, CMO low-power analog circui design, roceedings o he nernaional ymposium o Circuis and ysems (CA 96), chaper. o Tuorials. [6] H. J. Oguey and D. Aebischer, CMO curren reerence wihou resisance, EEE J. olid-sae Circuis, vol. C-3, pp. 3-35, July 997. [7] F. erra-graells and J. L. Hueras, "ub -V CMO proporionalo-absolue emperaure reerences", EEE J. olid-ae Circuis, vol. 38, no., pp. 8-88, Januery 3. [8] A.. A. Cunha, M. C. chneider, and C. Galup-Monoro, An MO ransisor model or analog circui design, EEE J. olid-ae Circuis, vol. 33, pp. 5 59, Oc [9] M.J.M.elgrom, A.C.J.Duinmaijer and A..G.Welbers, Maching properies o MO ransisors EEE J. olid-ae Circuis, vol., no. 5, pp. 33-, Ocober 989. [] C. Galup-Monoro, M. C. chneider and. J. B. Loss, "eriesparallel associaion o FET's or high gain and high requency applicaions", EEE J. olid-ae Circuis, vol. 9, no. 9, pp. 9-, epember 99.
1. Introduction. Rawid Banchuin
011 Inernaional Conerence on Inormaion and Elecronics Engineering IPCSIT vol.6 (011 (011 IACSIT Press, Singapore Process Induced Random Variaion Models o Nanoscale MOS Perormance: Eicien ool or he nanoscale
More informationEECS 141: FALL 00 MIDTERM 2
Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he
More informationTopic Astable Circuits. Recall that an astable circuit has two unstable states;
Topic 2.2. Asable Circuis. Learning Objecives: A he end o his opic you will be able o; Recall ha an asable circui has wo unsable saes; Explain he operaion o a circui based on a Schmi inverer, and esimae
More informationTheory of! Partial Differential Equations-I!
hp://users.wpi.edu/~grear/me61.hml! Ouline! Theory o! Parial Dierenial Equaions-I! Gréar Tryggvason! Spring 010! Basic Properies o PDE!! Quasi-linear Firs Order Equaions! - Characerisics! - Linear and
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6
Semiconducor Devices C. Hu: Modern Semiconducor Devices for Inegraed Circuis Chaper 6 For hose of you who are sudying a bachelor level and need he old course S-69.2111 Mikro- ja nanoelekroniikan perusee
More informationOutline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation
Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy
More informationUNIVERSITY OF TRENTO MEASUREMENTS OF TRANSIENT PHENOMENA WITH DIGITAL OSCILLOSCOPES. Antonio Moschitta, Fabrizio Stefani, Dario Petri.
UNIVERSIY OF RENO DEPARMEN OF INFORMAION AND COMMUNICAION ECHNOLOGY 385 Povo reno Ialy Via Sommarive 4 hp://www.di.unin.i MEASUREMENS OF RANSIEN PHENOMENA WIH DIGIAL OSCILLOSCOPES Anonio Moschia Fabrizio
More informationV AK (t) I T (t) I TRM. V AK( full area) (t) t t 1 Axial turn-on. Switching losses for Phase Control and Bi- Directionally Controlled Thyristors
Applicaion Noe Swiching losses for Phase Conrol and Bi- Direcionally Conrolled Thyrisors V AK () I T () Causing W on I TRM V AK( full area) () 1 Axial urn-on Plasma spread 2 Swiching losses for Phase Conrol
More informationChapter 6 MOSFET in the On-state
Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir
More informationTheory of! Partial Differential Equations!
hp://www.nd.edu/~gryggva/cfd-course/! Ouline! Theory o! Parial Dierenial Equaions! Gréar Tryggvason! Spring 011! Basic Properies o PDE!! Quasi-linear Firs Order Equaions! - Characerisics! - Linear and
More informationA FAMILY OF THREE-LEVEL DC-DC CONVERTERS
A FAMIY OF THREE-EVE DC-DC CONVERTERS Anonio José Beno Boion, Ivo Barbi Federal Universiy of Sana Caarina - UFSC, Power Elecronics Insiue - INEP PO box 5119, ZIP code 88040-970, Florianópolis, SC, BRAZI
More informationI. OBJECTIVE OF THE EXPERIMENT.
I. OBJECTIVE OF THE EXPERIMENT. Swissmero raels a high speeds hrough a unnel a low pressure. I will hereore undergo ricion ha can be due o: ) Viscosiy o gas (c. "Viscosiy o gas" eperimen) ) The air in
More informationRobust estimation based on the first- and third-moment restrictions of the power transformation model
h Inernaional Congress on Modelling and Simulaion, Adelaide, Ausralia, 6 December 3 www.mssanz.org.au/modsim3 Robus esimaion based on he firs- and hird-momen resricions of he power ransformaion Nawaa,
More informationChapter 4. Circuit Characterization and Performance Estimation
VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion Jin-Fu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing
More informationNDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor
June 997 NS33P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's
More informationMC3x063A 1.5-A Peak Boost/Buck/Inverting Switching Regulators
MC3303A, MC3403A SLLS3N DECEMBER 004 REVISED JANUARY 05 MC3x03A.5-A Peak Boos/Buck/Invering Swiching Regulaors Feaures 3 Descripion Wide Inpu Volage Range: 3 V o 40 V The MC3303A and MC3403A devices are
More informationNDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor
March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
More informationNon Linear Op Amp Circuits.
Non Linear Op Amp ircuis. omparaors wih 0 and non zero reference volage. omparaors wih hyseresis. The Schmid Trigger. Window comparaors. The inegraor. Waveform conversion. Sine o ecangular. ecangular o
More informationV L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.
ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buck-boos converer in he coninuous conducion
More informationEE 330 Lecture 23. Small Signal Analysis Small Signal Modelling
EE 330 Lecure 23 Small Signal Analysis Small Signal Modelling Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00 p.m. on Thursday March 8 in Room Sweeney 1116 Review from Las
More informationChapter 8 The Complete Response of RL and RC Circuits
Chaper 8 The Complee Response of RL and RC Circuis Seoul Naional Universiy Deparmen of Elecrical and Compuer Engineering Wha is Firs Order Circuis? Circuis ha conain only one inducor or only one capacior
More informationL1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter
page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic
More informationBasic Principles of Sinusoidal Oscillators
Basic Principles of Sinusoidal Oscillaors Linear oscillaor Linear region of circui : linear oscillaion Nonlinear region of circui : ampliudes sabilizaion Barkhausen crierion X S Amplifier A X O X f Frequency-selecive
More informationNDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor
January 997 NS3AN N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -3 N-Channel logic level enhancemen mode power field effec ransisors are produced using
More informationSilicon Controlled Rectifiers UNIT-1
Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
More informationUniversity of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers
Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as
More informationNDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor
April 996 NP45L / NB45L N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These logic level N-Channel enhancemen mode power field effec ransisors are produced using
More informationSection 2.2 Charge and Current 2.6 b) The current direction is designated as the direction of the movement of positive charges.
Chaper Soluions Secion. Inroducion. Curren source. Volage source. esisor.4 Capacior.5 Inducor Secion. Charge and Curren.6 b) The curren direcion is designaed as he direcion of he movemen of posiive charges..7
More informationNDH834P P-Channel Enhancement Mode Field Effect Transistor
May 997 NH834P P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
More informationRC, RL and RLC circuits
Name Dae Time o Complee h m Parner Course/ Secion / Grade RC, RL and RLC circuis Inroducion In his experimen we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors.
More informationLecture -14: Chopper fed DC Drives
Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor
More informationReliability Estimate using Degradation Data
Reliabiliy Esimae using Degradaion Daa G. EGHBALI and E. A. ELSAYED Deparmen of Indusrial Engineering Rugers Universiy 96 Frelinghuysen Road Piscaaway, NJ 8854-88 USA Absrac:-The use of degradaion daa
More informationChapter 7 Response of First-order RL and RC Circuits
Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial
More informationSUFFICIENT CONDITIONS FOR EXISTENCE SOLUTION OF LINEAR TWO-POINT BOUNDARY PROBLEM IN MINIMIZATION OF QUADRATIC FUNCTIONAL
HE PUBLISHING HOUSE PROCEEDINGS OF HE ROMANIAN ACADEMY, Series A, OF HE ROMANIAN ACADEMY Volume, Number 4/200, pp 287 293 SUFFICIEN CONDIIONS FOR EXISENCE SOLUION OF LINEAR WO-POIN BOUNDARY PROBLEM IN
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class
-Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml
More informationApplication Note AN Software release of SemiSel version 3.1. New semiconductor available. Temperature ripple at low inverter output frequencies
Applicaion Noe AN-8004 Revision: Issue Dae: Prepared by: 00 2008-05-21 Dr. Arend Winrich Ke y Words: SemiSel, Semiconducor Selecion, Loss Calculaion Sofware release of SemiSel version 3.1 New semiconducor
More informationDesigning Information Devices and Systems I Spring 2019 Lecture Notes Note 17
EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive
More informationLecture 15: Differential Pairs (Part 2)
Lecure 5: ifferenial Pairs (Par ) Gu-Yeon Wei ivision of Enineerin and Applied Sciences Harvard Universiy uyeon@eecs.harvard.edu Wei Overview eadin S&S: Chaper 6.6 Suppleenal eadin S&S: Chaper 6.9 azavi,
More informationType Marking Pin Configuration Package SMBT3904/MMBT3904 SOT23 SMBT3904S 2=E 1=B 3=C 1=E1 2=B1 3=C2
SMBT94...MMBT94 NPN Silicon Swiching Transisors High D curren gain:. ma o ma Low collecoremier sauraion volage For SMBT94S: Two (galvanic) inernal isolaed ransisors wih good maching in one package omplemenary
More informationAN603 APPLICATION NOTE
AN603 APPLICAION NOE URBOSWICH IN A PFC BOOS CONVERER INRODUCION SMicroelecronics offers wo families of 600V ulrafas diodes (URBOSWICH"A" and "B" ) having differen compromises beween he forward characerisics
More informationEE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in
More informationN channel vertical power FET in Smart SIPMOS technology. Fully protected by embedded protection functions. Overvoltage- Protection
Feaures Logic Level Inpu Inpu Proecion (ESD) Thermal shudown Green produc (RoHS complian) Overload proecion Shor circui proecion Overvolage proecion Curren limiaion nalog driving possible Produc Summary
More informationElectrical and current self-induction
Elecrical and curren self-inducion F. F. Mende hp://fmnauka.narod.ru/works.hml mende_fedor@mail.ru Absrac The aricle considers he self-inducance of reacive elemens. Elecrical self-inducion To he laws of
More informationVehicle Arrival Models : Headway
Chaper 12 Vehicle Arrival Models : Headway 12.1 Inroducion Modelling arrival of vehicle a secion of road is an imporan sep in raffic flow modelling. I has imporan applicaion in raffic flow simulaion where
More informationComputer-Aided Analysis of Electronic Circuits Course Notes 3
Gheorghe Asachi Technical Universiy of Iasi Faculy of Elecronics, Telecommunicaions and Informaion Technologies Compuer-Aided Analysis of Elecronic Circuis Course Noes 3 Bachelor: Telecommunicaion Technologies
More informationN channel vertical power FET in Smart SIPMOS technology. Fully protected by embedded protection functions. Overvoltage- Protection
HITFET BTS N Feaures Logic Level Inpu Inpu Proecion (ESD) Thermal shudown Green produc (RoHS complian) Overload proecion Shor circui proecion Overvolage proecion Curren limiaion nalog driving possible
More informationarxiv: v1 [physics.data-an] 14 Dec 2015
1/ noise rom he nonlinear ransormaions o he variables Bronislovas Kaulakys, Miglius Alaburda, and Julius Ruseckas Insiue o Theoreical Physics and Asronomy, Vilnius Universiy, A. Gošauo 1, 118 Vilnius,
More information6.01: Introduction to EECS I Lecture 8 March 29, 2011
6.01: Inroducion o EES I Lecure 8 March 29, 2011 6.01: Inroducion o EES I Op-Amps Las Time: The ircui Absracion ircuis represen sysems as connecions of elemens hrough which currens (hrough variables) flow
More informationCHAPTER 12 DIRECT CURRENT CIRCUITS
CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As
More informationdv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :
EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior
More information( ) = Q 0. ( ) R = R dq. ( t) = I t
ircuis onceps The addiion of a simple capacior o a circui of resisors allows wo relaed phenomena o occur The observaion ha he ime-dependence of a complex waveform is alered by he circui is referred o as
More informationMC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.
More informationPhysical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
More informationChapter 5-4 Operational amplifier Department of Mechanical Engineering
MEMS08 Chaper 5-4 Operaional amplifier Deparmen of Mechanical Engineering Insrumenaion amplifier Very high inpu impedance Large common mode rejecion raio (CMRR) Capabiliy o amplify low leel signals Consisen
More informationINDEX. Transient analysis 1 Initial Conditions 1
INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera
More informationOptimal Path Planning for Flexible Redundant Robot Manipulators
25 WSEAS In. Conf. on DYNAMICAL SYSEMS and CONROL, Venice, Ialy, November 2-4, 25 (pp363-368) Opimal Pah Planning for Flexible Redundan Robo Manipulaors H. HOMAEI, M. KESHMIRI Deparmen of Mechanical Engineering
More informationLearning Objectives: Practice designing and simulating digital circuits including flip flops Experience state machine design procedure
Lab 4: Synchronous Sae Machine Design Summary: Design and implemen synchronous sae machine circuis and es hem wih simulaions in Cadence Viruoso. Learning Objecives: Pracice designing and simulaing digial
More informationCHAPTER 10 VALIDATION OF TEST WITH ARTIFICAL NEURAL NETWORK
175 CHAPTER 10 VALIDATION OF TEST WITH ARTIFICAL NEURAL NETWORK 10.1 INTRODUCTION Amongs he research work performed, he bes resuls of experimenal work are validaed wih Arificial Neural Nework. From he
More informationEE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage
EE247 Lecure 18 ADC Converers Sampling Sampling swich induced disorion Sampling swich conducance dependence on inpu volage Sampling swich charge injecion Complemenary swich Use of dummy device Boom-plae
More information3.1.3 INTRODUCTION TO DYNAMIC OPTIMIZATION: DISCRETE TIME PROBLEMS. A. The Hamiltonian and First-Order Conditions in a Finite Time Horizon
3..3 INRODUCION O DYNAMIC OPIMIZAION: DISCREE IME PROBLEMS A. he Hamilonian and Firs-Order Condiions in a Finie ime Horizon Define a new funcion, he Hamilonian funcion, H. H he change in he oal value of
More informationNDS8434A Single P-Channel Enhancement Mode Field Effect Transistor
March 997 NS8434A Single P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SO-8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
More informationOptimal trajectory generation for wheeled mobile robot
Opimal rajecory generaion or wheeled mobile robo Bin Qin Yeng Chai Soh Ming Xie Danwei Wang Nanyang echnological Universiy, Nangyang Avenue, Singapore mbqin@nu.edu.sg, eycsoh@nu.edu.sg Absrac. he problem
More informationComparative study between two models of a linear oscillating tubular motor
IOSR Journal of Elecrical and Elecronics Engineering (IOSR-JEEE) e-issn: 78-676,p-ISSN: 3-333, Volume 9, Issue Ver. IV (Feb. 4), PP 77-83 Comparaive sudy beween wo models of a linear oscillaing ubular
More informationNDT014 N-Channel Enhancement Mode Field Effect Transistor
Sepember 996 NT4 N-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures Power SOT N-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary, high
More informationPattern Classification and NNet applications with memristive crossbar circuits. Fabien ALIBART D. Strukov s group, ECE-UCSB Now at IEMN-CNRS, France
Paern Classificaion and NNe applicaions wih memrisive crossbar circuis Fabien ALIBART D. Srukov s group, ECE-UCSB Now a IEMN-CNRS, France Ouline Inroducion: Neural Nework wih memrisive devices Engineering
More informationCircuit Variables. AP 1.1 Use a product of ratios to convert two-thirds the speed of light from meters per second to miles per second: 1 ft 12 in
Circui Variables 1 Assessmen Problems AP 1.1 Use a produc of raios o conver wo-hirds he speed of ligh from meers per second o miles per second: ( ) 2 3 1 8 m 3 1 s 1 cm 1 m 1 in 2.54 cm 1 f 12 in 1 mile
More informationOptimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product
010 3rd Inernaional Conference on VLSI Design Opimized Sage Raio of Tapered CMOS Inverers for Minimum Power and Mismach Jier Produc R. Dua*, T. K Bhaacharyya*, X. Gao and E. A. M. Klumperink *E & ECE Deparmen,
More informationLAB 5: Computer Simulation of RLC Circuit Response using PSpice
--3LabManualLab5.doc LAB 5: ompuer imulaion of RL ircui Response using Ppice PURPOE To use a compuer simulaion program (Ppice) o invesigae he response of an RL series circui o: (a) a sinusoidal exciaion.
More informationECE 2100 Circuit Analysis
ECE 1 Circui Analysis Lesson 37 Chaper 8: Second Order Circuis Discuss Exam Daniel M. Liynski, Ph.D. Exam CH 1-4: On Exam 1; Basis for work CH 5: Operaional Amplifiers CH 6: Capaciors and Inducor CH 7-8:
More informationh[n] is the impulse response of the discrete-time system:
Definiion Examples Properies Memory Inveribiliy Causaliy Sabiliy Time Invariance Lineariy Sysems Fundamenals Overview Definiion of a Sysem x() h() y() x[n] h[n] Sysem: a process in which inpu signals are
More informationIntroduction to Digital Circuits
The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of
More information8. Basic RL and RC Circuits
8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics
More informationNDS9952A Dual N & P-Channel Enhancement Mode Field Effect Transistor
NS99A ual N & P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures These dual N- and P-channel enhancemen mode power field effec ransisors are produced using ON Semiconducors proprieary,
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY
Homework #10 Soluions EECS 40, Fall 2006 Prof. Chang-Hasnain Due a 6 pm in 240 Cory on Wednesday, 04/18/07 oal Poins: 100 Pu (1) your name and (2) discussion secion number on your homework. You need o
More informationNDS9959 Dual N-Channel Enhancement Mode Field Effect Transistor
February 99 NS9959 ual N-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures These N-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary, high
More information5.2. The Natural Logarithm. Solution
5.2 The Naural Logarihm The number e is an irraional number, similar in naure o π. Is non-erminaing, non-repeaing value is e 2.718 281 828 59. Like π, e also occurs frequenly in naural phenomena. In fac,
More informationAnalysis and design of a high-efficiency zero-voltage-switching step-up DC DC converter
Sādhanā Vol. 38, Par 4, Augus 2013, pp. 653 665. c Indian Academy of Sciences Analysis and design of a high-efficiency zero-volage-swiching sep-up DC DC converer JAE-WON YANG and HYUN-LARK DO Deparmen
More informationOptimal Control of Dc Motor Using Performance Index of Energy
American Journal of Engineering esearch AJE 06 American Journal of Engineering esearch AJE e-issn: 30-0847 p-issn : 30-0936 Volume-5, Issue-, pp-57-6 www.ajer.org esearch Paper Open Access Opimal Conrol
More informationPhysics 235 Chapter 2. Chapter 2 Newtonian Mechanics Single Particle
Chaper 2 Newonian Mechanics Single Paricle In his Chaper we will review wha Newon s laws of mechanics ell us abou he moion of a single paricle. Newon s laws are only valid in suiable reference frames,
More information1.3 A, 20 V. R DS(ON) = 25 C unless otherwise noted. Symbol Parameter NDS331N Units V DSS. Drain-Source Voltage 20 V V GSS
NSN N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These N-Channel logic level enhancemen mode power field effec ransisors are produced using ON Semiconducor's proprieary,
More informationCHAPTER 6: FIRST-ORDER CIRCUITS
EEE5: CI CUI T THEOY CHAPTE 6: FIST-ODE CICUITS 6. Inroducion This chaper considers L and C circuis. Applying he Kirshoff s law o C and L circuis produces differenial equaions. The differenial equaions
More informationChapter 5: Discontinuous conduction mode. Introduction to Discontinuous Conduction Mode (DCM)
haper 5. The isconinuous onducion Mode 5.. Origin of he disconinuous conducion mode, and mode boundary 5.. Analysis of he conversion raio M(,K) 5.3. Boos converer example 5.4. Summary of resuls and key
More informationLab 10: RC, RL, and RLC Circuits
Lab 10: RC, RL, and RLC Circuis In his experimen, we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors. We will sudy he way volages and currens change in
More informationSub Module 2.6. Measurement of transient temperature
Mechanical Measuremens Prof. S.P.Venkaeshan Sub Module 2.6 Measuremen of ransien emperaure Many processes of engineering relevance involve variaions wih respec o ime. The sysem properies like emperaure,
More informationLecture #6: Continuous-Time Signals
EEL5: Discree-Time Signals and Sysems Lecure #6: Coninuous-Time Signals Lecure #6: Coninuous-Time Signals. Inroducion In his lecure, we discussed he ollowing opics:. Mahemaical represenaion and ransormaions
More informationSmart Two Channel Highside Power Switch
Smar Two Channel ighside Power Swich Feaures Overload proecion Curren limiaion Shor circui proecion Thermal shudown Overvolage proecion (including load dump) Fas demagneizaion of inducive loads Reverse
More informationEXPLICIT TIME INTEGRATORS FOR NONLINEAR DYNAMICS DERIVED FROM THE MIDPOINT RULE
Version April 30, 2004.Submied o CTU Repors. EXPLICIT TIME INTEGRATORS FOR NONLINEAR DYNAMICS DERIVED FROM THE MIDPOINT RULE Per Krysl Universiy of California, San Diego La Jolla, California 92093-0085,
More information5-V Low Drop Fixed Voltage Regulator TLE 4268
5-V Low Drop Fixed Volage Regulaor TLE 4268 Feaures Oupu volage olerance ±2% Very low curren consumpion Low-drop volage Wachdog Seable rese hreshold Overemperaure proecion Reverse polariy proecion Shor-circui
More informationPart Ordering code Marking Remarks 1N4148W-V 1N4148W-V-GS18 or 1N4148W-V-GS08 A2 Tape and Reel
Small Signal Fas Swiching Diode Feaures These diodes are also available in oher case syles including he DO- case wih he ype designaion N8, he MiniMELF case wih he ype designaion LL8, and he SOT- case wih
More informationDual Current-Mode Control for Single-Switch Two-Output Switching Power Converters
Dual Curren-Mode Conrol for Single-Swich Two-Oupu Swiching Power Converers S. C. Wong, C. K. Tse and K. C. Tang Deparmen of Elecronic and Informaion Engineering Hong Kong Polyechnic Universiy, Hunghom,
More informationHomework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5
Homework-8() P8.3-, 3, 8, 0, 7, 2, 24, 28,29 P8.4-, 2, 5 Secion 8.3: The Response of a Firs Order Circui o a Consan Inpu P 8.3- The circui shown in Figure P 8.3- is a seady sae before he swich closes a
More informationSmart Highside Power Switch
Smar ighside Power Swich Feaures Overload proecion Curren limiaion Shor circui proecion Thermal shudown Overvolage proecion (including load dump) Fas demagneizaion of inducive loads Reverse baery proecion
More informationEE650R: Reliability Physics of Nanoelectronic Devices Lecture 9:
EE65R: Reliabiliy Physics of anoelecronic Devices Lecure 9: Feaures of Time-Dependen BTI Degradaion Dae: Sep. 9, 6 Classnoe Lufe Siddique Review Animesh Daa 9. Background/Review: BTI is observed when he
More informationA NEW TECHNOLOGY FOR SOLVING DIFFUSION AND HEAT EQUATIONS
THERMAL SCIENCE: Year 7, Vol., No. A, pp. 33-4 33 A NEW TECHNOLOGY FOR SOLVING DIFFUSION AND HEAT EQUATIONS by Xiao-Jun YANG a and Feng GAO a,b * a School of Mechanics and Civil Engineering, China Universiy
More informationA DELAY-DEPENDENT STABILITY CRITERIA FOR T-S FUZZY SYSTEM WITH TIME-DELAYS
A DELAY-DEPENDENT STABILITY CRITERIA FOR T-S FUZZY SYSTEM WITH TIME-DELAYS Xinping Guan ;1 Fenglei Li Cailian Chen Insiue of Elecrical Engineering, Yanshan Universiy, Qinhuangdao, 066004, China. Deparmen
More informationModelling traffic flow with constant speed using the Galerkin finite element method
Modelling raffic flow wih consan speed using he Galerin finie elemen mehod Wesley Ceulemans, Magd A. Wahab, Kur De Prof and Geer Wes Absrac A macroscopic level, raffic can be described as a coninuum flow.
More informationZhihan Xu, Matt Proctor, Ilia Voloh
Zhihan Xu, Ma rocor, lia Voloh - GE Digial Energy Mike Lara - SNC-Lavalin resened by: Terrence Smih GE Digial Energy CT fundamenals Circui model, exciaion curve, simulaion model CT sauraion AC sauraion,
More informationELG 2135 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS
ELG 35 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS Session WINTER 003 Dr. M. YAGOUB Sixh Chaper: Digial Circuis VI - _ This las chaper is devoed o digial circuis and paricularly o MOS digial inegraed
More informationStandard Rectifier Module
UB2-6NOX Sandard ecifier Module M = 6 I = 8 D 3~ ecifier I SM = Brake hopper ES = 2 I = 8 25 E(sa) =.7 3~ ecifier Bridge + Brake Uni Par number UB2-6NOX M/O S Backside: isolaed ~6 ~E6 ~K6 U/ W M/O W U
More informationPROFET BTS 840 S2. Smart High-Side Power Switch Two Channels: 2 x 30mΩ Current Sense
POFET BTS 84 S2 Smar High-Side Power Swich Two Channels: 2 x 3mΩ Curren Sense Produc Summary Package Operaing olage (on) 5...34 Acive channels: one wo parallel On-sae esisance ON 3mΩ 15mΩ oad Curren (SO)
More information