74ALVT V/3.3V 16-bit transparent D-type latch (3-State) INTEGRATED CIRCUITS
|
|
- Marjory Kennedy
- 6 years ago
- Views:
Transcription
1 INTGRAT CIRCUITS 2.V/3.3V 16-bit traparent -type latch (3-State) Supersedes data of 1998 Feb 13 IC23 ata andbook 1999 Oct 18
2 2.V/3.3V 16-bit traparent -type latch (3-State) FATURS 16-bit traparent latch V I/O compatibile 3-State buffers Output capability: +64mA/-32mA TT input and output switching levels Input and output interface capability to systems at V supply Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs ive iertion/extraction permitted Power-up reset Power-up 3-State No bus current loading when output is tied to V bus atch-up protection exceeds 00mA per JC Std 17 S protection exceeds 200 per MI ST 883 Method 301 and 20 per Machine Model SCRIPTION The is a high-performance BiCMOS product designed for V CC operation at 2.V or 3.3V with I/O compatibility up to V. This device is a 16-bit traparent -type latch with non-inverting 3-State bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When latch enable () input is igh, the outputs follow the data () inputs. When latch enable is taken ow, the outputs are latched at the levels of the inputs one setup time prior to the igh-to-ow traition. UICK RFRNC ATA SYMBO t P t P Propagation delay nx to nx PARAMTR C = 0pF CONITIONS T amb = 2 C TYPICA 2.V 3.3V C IN Input capacitance V I = or V CC 3 3 pf C OUT Output capacitance Outputs disabled; V O = or pf I CCZ Total supply current Outputs disabled µa ORRING INFORMATION PACKAGS TMPRATUR RANG OUTSI NORT AMRICA NORT AMRICA WG NUMBR 48-Pin Plastic SSOP Type III 40 C to +8 C AV16373 SOT Pin Plastic TSSOP Type II 40 C to +8 C GG AV16373 GG SOT UNIT 1999 Oct
3 2.V/3.3V 16-bit traparent -type latch (3-State) OGIC SYMBO OGIC SYMBO (I/IC) O 1 2O N C3 2N C O PIN SCRIPTION O SA PIN NUMBR SYMBO FUNCTION SW , 46, 44, 43, 41, 40, 38, 37, 36, 3, 33, 32, 30, 29, 27, ata inputs PIN CONFIGURATION 2, 3,, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, ata outputs 1O , 24 1O, 2O Output enable inputs (active-ow) , 2 1, 2 nable inputs (active-igh) , 10, 1, 21, 28, 34, 39, 4 Ground () V CC 7 42 V CC 7, 18, 31, 42 V CC Positive supply voltage V CC V CC O SA Oct 18 3
4 2.V/3.3V 16-bit traparent -type latch (3-State) OGIC IAGRAM n0 n1 n2 n3 n4 n n6 n7 n no n0 n1 n2 n3 n4 n n6 n7 SA00046 FUNCTION TAB INPUTS INTRNA OUTPUTS no n nx RGISTR n0 n7 l h X NC NC old X nx NC nx = igh voltage level h = igh voltage level one set-up time prior to the igh-to-ow traition = ow voltage level l = ow voltage level one set-up time prior to the igh-to-ow traition NC= No change X = on t care Z = igh impedance off state = igh-to-ow traition Z Z nable and read register atch and read register isable outputs OPRATING MO 1999 Oct 18 4
5 2.V/3.3V 16-bit traparent -type latch (3-State) ABSOUT MAXIMUM RATINGS 1, 2 SYMBO PARAMTR CONITIONS RATING UNIT V CC C supply voltage 0. to +4.6 V I IK C input diode current V I < 0 0 ma V I C input voltage 3 0. to +7.0 V I OK C output diode current V O < 0 0 ma V OUT C output voltage 3 Output in Off or igh state 0. to +7.0 V Output in ow state 128 I OUT C output current Output in igh state 64 ma T stg Storage temperature range 6 to +10 C NOTS: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. xposure to absolute-maximum-rated conditio for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 10 C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed. RCOMMN OPRATING CONITIONS SYMBO PARAMTR 2.V RANG IMITS 3.3V RANG IMITS MIN MAX MIN MAX UNIT V CC C supply voltage V V I Input voltage V V I igh-level input voltage V V I Input voltage V I O igh-level output current 8 32 ma ow-level output current 8 32 I O ow-level output current; current duty cycle 0%; f 1kz ma t/ v Input traition rise or fall rate; Outputs enabled /V T amb Operating free-air temperature range C 1999 Oct 18
6 2.V/3.3V 16-bit traparent -type latch (3-State) C CTRICA CARACTRISTICS (3.3V 0.3V RANG) IMITS SYMBO PARAMTR TST CONITIONS Temp = -40 C to +8 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 3.; I IK = 18mA V V O V O igh-level output voltage ow level output voltage V CC = 3.0 to 3.6V; I O = 100µA V CC 0.2 V CC V V CC = 3.; I O = 32mA V CC = 3.; I O = 100µA V CC = 3.; I O = 16mA V CC = 3.; I O = 32mA V CC = 3.; I O = 64mA V RST Power-up output low voltage 6 V CC = 3.6V; I O = 1mA; V I = V CC or 0. V I I Input leakage current V CC = 3.6V; V I = V CC or Control pi 0.1 ±1 V CC = 0 or 3.6V; V I =.V V CC = 3.6V; V I = V CC pi 0. 1 ata 4 V CC = 3.6V; V I = I OFF Off current V CC = ; V I or V O = 0 to 4.V 0.1 ±100 µa I O I X I PU/P V CC = 3V; V I = 0.8V Bus old current V CC = 3V; V I = µa ata inputs 7 V CC = to 3.6V; V CC = 3.6V ±00 Current into an output in the igh state when V O > V CC V O =.V; V CC = µa Power up/down 3-State output V CC 1.2V; V O = 0.V to V CC ; V I = or V CC ; current 3 O/O = on t care V µa 1 ±100 µa I OZ 3-State output igh current V CC = 3.6V; V O = 3.; V I = V I or V I 0. µa I OZ 3-State output ow current V CC = 3.6V; V O = 0.V; V I = V I or V I 0. µa I CC V CC = 3.6V; Outputs igh, V I = or V CC, I O = I CC uiescent supply current V CC = 3.6V; Outputs ow, V I = or V CC, I O = 0 3. ma I CCZ V CC = 3.6V; Outputs isabled; V I = or V CC, I O = I CC Additional supply current per input pin 2 V CC = 3V to 3.6V; One input at V CC 0.6V, Other inputs at V CC or ma NOTS: 1. All typical values are at V CC = 3.3V and T amb = 2 C. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or 3. This parameter is valid for any V CC between and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 3.3V ± 0.3V a traition time of 100µsec is permitted. This parameter is valid for T amb = 2 C only. 4. Unused pi at V CC or.. I CCZ is measured with outputs pulled up to V CC or pulled down to ground. 6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power. 7. This is the bus hold overdrive current required to force the input to the opposite logic state. AC CARACTRISTICS (3.3V 0.3V RANG) = ; t R = t F = 2.; C = 0pF; R = 00Ω; T amb = 40 C to +8 C. IMITS SYMBO PARAMTR WAVFORM V CC = 3.3V 0.3V UNIT t P t P t P t P t PZ t PZ t PZ t PZ Propagation delay nx to nx Propagation delay n to nx Output enable time to igh and ow level Output disable time from igh and ow evel NOT: 1. All typical values are at V CC = 3.3V and T amb = 2 C MIN TYP 1 MAX Oct 18 6
7 2.V/3.3V 16-bit traparent -type latch (3-State) C CTRICA CARACTRISTICS (2.V 0.2V RANG) IMITS SYMBO PARAMTR TST CONITIONS Temp = -40 C to +8 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 2.3V; I IK = 18mA V V O V O igh-level output voltage ow-level output voltage V CC = 2.3 to 3.6V; I O = 100µA V CC 0.2 V CC = 2.3V; I O = 8mA 1.8 V CC = 2.3V; I O = 100µA V CC = 2.3V; I O = 24mA V RST Power-up output low voltage 7 V CC = 2.7V; I O = 1mA; V I = V CC or 0. V I I Input leakage current V CC = 2.7V; V I = V CC or Control pi 0.1 ±1 V CC = 0 or 2.7V; V I =.V V CC = 2.7V; V I = V CC pi ata 4 V CC = 2.7V; V I = I OFF Off current V CC = ; V I or V O = 0 to 4.V µa I O Bus old current V CC = 2.3V; V I = 0.7V 90 ata inputs 6 V CC = 2.3V; V I = 1.7V 10 I X I PU/P Current into an output in the igh state when V O > V CC V O =.V; V CC = 2.3V µa Power up/down 3-State output V CC 1.2V; V O = 0.V to V CC ; V I = or V CC ; current 3 O/O = on t care V µa µa µa I OZ 3-State output igh current V CC = 2.7V; V O = 2.3V; V I = V I or V I 0. µa I OZ 3-State output ow current V CC = 2.7V; V O = 0.V; V I = V I or V I 0. µa I CC V CC = 2.7V; Outputs igh, V I = or V CC, I O = I CC uiescent supply current V CC = 2.7V; Outputs ow, V I = or V CC, I O = ma I CCZ V CC = 2.7V; Outputs isabled; V I = or V CC, I O = I CC Additional supply current per input pin 2 V CC = 2.3V to 2.7V; One input at V CC 0.6V, Other inputs at V CC or ma NOTS: 1. All typical values are at V CC = 2.V and T amb = 2 C. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or 3. This parameter is valid for any V CC between and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 2.V ± 0.2V a traition time of 100µsec is permitted. This parameter is valid for T amb = 2 C only. 4. Unused pi at V CC or.. I CCZ is measured with outputs pulled up to V CC or pulled down to ground. 6. Not guaranteed. 7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power. AC CARACTRISTICS (2.V 0.2V RANG) = ; t R = t F = 2.; C = 0pF; R = 00Ω; T amb = 40 C to +8 C. IMITS SYMBO PARAMTR WAVFORM V CC = 2.V 0.2V UNIT t P t P t P t P t PZ t PZ t PZ t PZ Propagation delay nx to nx Propagation delay n to nx Output enable time to igh and ow level Output disable time from igh and ow evel NOT: 1. All typical values are at V CC = 2.V and T amb = 2 C MIN TYP 1 MAX Oct 18 7
8 2.V/3.3V 16-bit traparent -type latch (3-State) AC STUP RUIRMNTS = ; t R = t F = 2.; C = 0pF; R = 00Ω; T amb = 40 C to +8 C. IMITS SYMBO PARAMTR WAVFORM V CC = 2.V ±0.2V V CC = 3.3V ±0.3V UNIT t S () t S () t h () t h () t W () Setup time nx to n old time nx to n n pulse width igh MIN TYP MIN TYP AC WAVFORMS For all waveforms = V for V CC 3.; = V CC /2 for V CC 2.7V = V for V CC 3.; = V CC /2 for V CC 2.7V V X = V O + 0.3V for V CC 3.; V X = V O + 0.1V for V CC 2.7V V Y = V O 0.3V for V CC 3.; V Y = V O 0.1V for V CC 2.7V nx ÉÉÉ ÉÉÉÉ ÉÉ VÉÉÉÉÉ M ÉÉ ÉÉÉ t s () t h () t s () t h () 3. or V CC n t w () t P t P 3. or V CC V O n NOT: The shaded areas indicate when the input is permitted to change for predictable output performance. Waveform 3. ata Setup and old Times 3. or V CC SW0016 nx V O SW00163 no 3. or V CC Waveform 1. Propagation elay, nable to Output, and nable Pulse Width t PZ t PZ V O nx V X nx t P t P 3. or V CC V O SW00166 Waveform 4. 3-State Output nable time to igh evel and Output isable Time from igh evel nx V O SW00164 Waveform 2. Propagation elay for ata to Outputs no t PZ t PZ 3. or V CC 3. or V CC nx V Y V O SW00167 Waveform. 3-State Output nable Time to ow evel and Output isable Time from ow evel 1999 Oct 18 8
9 2.V/3.3V 16-bit traparent -type latch (3-State) TST CIRCUIT AN WAVFORMS V CC 6V or V CC x 2 t W 90% 90% AMP (V) PUS GNRATOR V IN.U.T. V OUT R OPN NGATIV PUS 10% 10% t T (t F ) t T (t R ) R T SWITC POSITION TST SWITC t PZ /t PZ t PZ /t PZ 6V or V CC x 2 t P /t P open FINITIONS C Test Circuit for 3-State Outputs R = oad resistor; see AC CARACTRISTICS for value. C = oad capacitance includes jig and probe capacitance; see AC CARACTRISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. R POSITIV PUS FAMIY 74AVT16 90% 90% t T (t R ) t T (t F ) 10% t 10% W = V or V CC / 2, Input Pulse efinition INPUT PUS RUIRMNTS Amplitude Rep. Rate t W t R t F 3. or V CC AMP (V) 10Mz SW Oct 18 9
10 2.V/3.3V 16-bit traparent -type latch (3-State) SSOP48: plastic shrink small outline package; 48 leads; body width 7. mm SOT Oct 18 10
11 2.V/3.3V 16-bit traparent -type latch (3-State) TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm SOT Oct 18 11
12 2.V/3.3V 16-bit traparent -type latch (3-State) ata sheet status ata sheet status Product status efinition [1] Objective specification Preliminary specification Product specification evelopment ualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please coult the most recently issued datasheet before initiating or completing a design. efinitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. imiting values definition imiting values given are in accordance with the Absolute Maximum Rating System (IC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. xposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. isclaimers ife support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 ast Arques Avenue P.O. Box 3409 Sunnyvale, California Telephone Copyright Philips lectronics North America Corporation 1999 All rights reserved. Printed in U.S.A. print code ate of release: ocument order number: Oct 18 12
13 Mouser lectronics Authorized istributor Click to View Pricing, Inventory, elivery & ifecycle Information: NXP: G -T
74ABT16373B 74ABTH16373B 16-bit transparent latch (3-State)
INTGRAT CIRCUITS Supersedes data of 1995 Aug 03 IC23 ata andbook 1998 Feb 27 FATURS 16-bit traparent latch Multiple V CC and GN pi minimize switching noise Power-up 3-State ive iertion/extraction permitted
More informationPHILIPS 74LVT transparent D-type latch datasheet
PIIPS transparent -type latch datasheet http://www.manuallib.com/philips/74lvt162373-transparent-d-type-latch-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 3.3 V.
More informationCONDITIONS T amb = 25 C; GND = 0V
Octal -type traparent latch (-State) FATURS is flow-through pinout version of 7ABT7 Inputs and outputs on opposite side of package allow easy interface to microprocessors -State output buffers Common output
More information74F573 Octal transparent latch (3-State) 74F574 Octal transparent latch (3-State)
INTGRAT CIRCUITS 74F573 Octal traparent latch (3-State) 74F574 Octal traparent latch (3-State) 989 Oct IC ata andbook atch/flip-flop 74F573 Octal Traparent atch (3-State) 74F574 Octal Flip-Flop (3-State)
More information74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)
INTEGRATED CIRCUITS 9-bit dual latch traceiver with 8-bit parity Supersedes data of 993 Oct 4 IC23 Data andbook 998 Jan 6 9-bit dual latch traceiver with 8-bit parity FEATURES Symmetrical (A and B bus
More information74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)
INTEGRATED CIRCUITS 16-bit latched traceiver with dual enable Supersedes data of 1995 Sep 18 IC23 Data andbook 1998 Feb 27 FEATURES Two 8-bit octal traceivers with D-type latch ive iertion/extraction permitted
More information74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies
More information74LV373 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts
More information74LVC573 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept
More informationOctal buffer/line driver (3-State)
FEATURES Octal bus interface Functio similar to the ABT4 Provides ideal interface and increases fan-out of MOS Microprocessors Efficient pinout to facilitate PC board layout 3-State buffer outputs sink
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More information74ALVCH bit universal bus transceiver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More informationPHILIPS 74ALVT16245 transceiver datasheet
PHILIPS traceiver datasheet http://www.manuallib.com/philips/74alvt16245-traceiver-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 2.5V or 3.3V with I/O compatibility
More information3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state
with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The
More informationCONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC
9-bit -type flip-flop with reset and enable FEATUES High speed parallel registers with positive edge-triggered -type flip-flops Ideal where high speed, light loading, or increased fan-in are required with
More information74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger
INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts
More informationINTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors
INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words
More information74F393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS 1988 Nov 01 IC15 Data Handbook FEATURES Two 4-bit binary counters Two Master Resets to clear each 4-bit counter individually PIN CONFIGURATION CPa 1 MRa 2 14 13 V CC CPb DESCRIPTION
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More information74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
More informationINTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook
INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground
More informationINTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 May IC Data Handbook FEATURES Compares two 8-bit words in 6.5ns typical Expandable to any word length DESCRIPTION The is an expandable 8-bit comparator. It compares two words of
More informationINTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
More informationINTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook
INTEGRATED CIRCUITS 1996 Jul 03 IC05 Data Handbook FEATURES Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding DESCRIPTION The decoder accepts three
More informationINTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS -Input NAND gate 1991 Feb 0 IC05 Data Handbook TPE TPICAL PROPAGATION DELA TPICAL SUPPL CURRENT (TOTAL) 5.0ns 0.5mA PIN CONFIGURATION A 1 B 2 14 13 V CC NC ORDERING INFORMATION C 3
More information8-bit shift register with 2:1 mux-in, latched B inputs, and serial out N74F835N FEATURES PIN CONFIGURATION
FATURS Specifically designed for Video applicatio Combines the 74F373, two 74F57s, and the 74F66 functio in one package Interleaved loading with : mux ual 8-bit parallel inputs Traparent latch on all B
More informationINTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook
INTEGRATED CIRCUITS 1-of-16 decoder/demultiplexer 1990 Jan 08 IC15 Data Handbook Decoder/demultiplexer FEATURES 16-line demultiplexing capability Mutually exclusive outputs 2-input enable gate for strobing
More informationINTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook
INTEGRATED CIRCUITS F0, F0 0 Sep IC5 Data Handbook F0/0 FEATURES High capacitive drive capability Choice of configuration Corner V CC and GND F0 Center V CC and GND F0 Typical propagation delay of.5ns
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More informationUNISONIC TECHNOLOGIES CO., LTD
U74C563 UNISONIC TECNOOGIES CO., TD OCTA TRANSPARENT D-TYPE ATCES WIT 3-STATE OUTPUTS DESCRIPTION The U74C563 is a octal traparent D-TYPE latches with 3-state outputs. When the latch-enable (E) is high,
More informationINTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors
INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More information74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior
More informationDATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit D-type transparent latch with 5 V Supersedes data of 2002 Oct 02 2003 Dec 08 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More informationQuad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More informationUNISONIC TECHNOLOGIES CO., LTD
U74ACT157 UNISONIC TECNOOGIES CO., TD QUADRUPE 2-INE TO 1-INE DATA SEECTOR/ MUTIPEER DESCRIPTION The U74ACT157 is a quadruple 2-line to 1-line data selector/multiplexer. When G is high, all outputs are
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More information74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs
74LCX841 Low oltage 10-Bit Traparent Latch with 5 Tolerant Inputs and Outputs General Description The LCX841 coists of ten latches with 3-STATE outputs for bus organized system applicatio. The device is
More informationDATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state Supersedes data of 1998 Mar 17 2003 Dec 12 FEATURES 5 V tolerant inputs/outputs for interfacing
More information74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state
Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More information74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state
Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with
More informationHex inverting Schmitt trigger with 5 V tolerant input
Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible
More information74HC164; 74HCT bit serial-in, parallel-out shift register
Rev. 03 4 pril 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They
More information74HC1G125; 74HCT1G125
Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More informationDATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D19 Supersedes data of 1997 Jun 2 22 May 22 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown. APPLICATIONS Line
More information74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state
Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More informationDATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 27 2004 Oct 11 FEATURES Low current (max. 200 ma) Low voltage (max. 15 V). APPLICATIONS High-speed switching. PINNING
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information8-bit serial-in/parallel-out shift register
Rev. 03 4 February 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164.
More information14-stage binary ripple counter
Rev. 01 29 November 2005 Product data sheet 1. General description 2. Features 3. pplications he is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC4020 and 74HC4020.
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device
More informationDATA SHEET. 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state INTEGRATED CIRCUITS
INTEGRTE CIRCUITS T SHEET Octal -type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Supersedes data of 2003 Jun 20 2004 Mar 22 FETURES 5 V tolerant inputs and outputs, for
More informationOctal D-type transparent latch; 3-state
Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented
More informationPMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.
Rev. 2 24 March 25 Product data sheet 1. Product profile 1.1 General description Dual N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More informationDISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.
DISCRETE SEMICONDUCTORS DATA SHEET M3D07 Supersedes data of 996 Mar 9 200 Sep 05 FEATURES Low forward voltage Guard ring protected Small plastic SMD package. APPLICATIONS Ultra high-speed switching Voltage
More informationDATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Jun 23 22 Feb 19 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown Low R DSon. APPLICATIONS
More information2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More informationTrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.
M3D88 Rev. 2 2 November 21 Product data 1. Description in a plastic package using TrenchMOS 1 technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level
More information2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 3 28 April 26 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology..2 Features Logic level
More informationDATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17
DISCRETE SEMICONDUCTORS DATA SHEET age M3D6 Supersedes data of 997 Jun 7 2 Dec FEATURES PINNING - TO-92 variant Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown. APPLICATIONS
More information74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.
Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).
More information74AHC1G00; 74AHCT1G00
74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More information74HC244; 74HCT244. Octal buffer/line driver; 3-state
Rev. 03 22 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).
More informationHEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder
Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.
More information74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter
Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More information74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.
Rev. 03 14 September 2005 Product data sheet 1. General description 2. Features 3. pplications 4. uick reference data he are high-speed Si-gate CMOS devices and are pin compatible with the HEF4040B series.
More informationPMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.
Rev. 1 28 September 24 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode field effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Low
More informationThe 74LVC1G02 provides the single 2-input NOR function.
Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use
More informationThe 74LV08 provides a quad 2-input AND function.
Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23
INTEGRTED CIRCUITS DT SHEET Supersedes data of 993 Sep 0 2003 Jul 23 FETURES Complies with JEDEC standard no. 8- ESD protection: HBM EI/JESD22-4- exceeds 2000 V MM EI/JESD22-5- exceeds 200 V. Specified
More informationDATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D86 Supersedes data of 2003 Dec 0 2004 Nov 05 FEATURES High current. APPLICATIONS Linear voltage regulators Low side switch Supply line switch for negative
More informationGTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls
August 1998 Revised January 2005 GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Traceiver with High Drive GTLP and Individual Byte Controls General Description The GTLP16T1655 is a 16-bit universal bus traceiver
More information5.0 V 256 K 16 CMOS SRAM
February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20
More information74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs
February 2001 Revised October 2001 74LCXH162374 Low oltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs General Description The LCXH162374 contains sixteen non-inverting D-type
More information74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03 24 January 2006 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).
More information74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state
Rev. 5 17 November 2011 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications.
More informationDATA SHEET. BAT54W series Schottky barrier (double) diodes DISCRETE SEMICONDUCTORS Mar 19. Product specification Supersedes data of October 1993
DISCRETE SEMICONDUCTORS DATA SHEET ook, halfpage MD088 Supersedes data of October 199 1996 Mar 19 FEATURES Low forward voltage Guard ring protected Very small SMD package. APPLICATIONS Ultra high-speed
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationDISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 1999 Apr 27 2004 Jan 21 FEATURES Collector current capability I C = 200 ma Collector-emitter voltage V CEO = 40 V. APPLICATIONS General amplification
More informationDATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 22 Feb 4 24 Feb 6 FEATURES Low current (max. 1 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification. PINNING PIN 1
More informationDATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 23 Nov 2 24 Nov 5 FEATURES High current Two current gain selections. APPLICATIONS Linear voltage regulators High side switches
More informationDATA SHEET. BAS40 series Schottky barrier (double) diodes DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 28.
DISCRETE SEMICONDUCTORS DT SHEET age MD088 MD07 BS40 series Supersedes data of 999 pr 8 00 Oct 0 BS40 series FETURES Low forward voltage Guard ring protected Small plastic SMD packages Low diode capacitance.
More informationPMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.
M3D88 Rev. 2 24 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features TrenchMOS technology
More informationDATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D88 Supersedes data of 1999 Apr 12 22 Feb 4 FEATURES Low current (max. 1 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification.
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More informationIRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor
M3D3 Rev. 4 August Product data. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT48 (D-PAK).. Features Fast switching
More information