INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

Size: px
Start display at page:

Download "INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook."

Transcription

1 INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20

2 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical V OLP (output ground bounce) < 0.8 V at = 3.3 V, T amb = 25 C Typical V OHV (output V OH undershoot) > 2 V at = 3.3 V, T amb = 25 C Combines demultiplexer and 8-bit latch Serial-to-parallel capability Output from each storage bit available Random (addressable) data entry Easily expandable Common reset input Useful as a 3-to-8 active HIGH decoder Output capability: standard I CC category: MSI DESCRIPTION The is a low-voltage CMOS device and is pin and function compatible with 74HC/HCT259. The is a high-speed designed for general purpose storage applicatio in digital systems. The is a multifunction device capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs (Q 0 to Q 7 ), functio are available. The also incorporate an active LOW common reset (MR) for resetting all latches, as well as an active LOW enable input (LE). The has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the D input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (A 0 to A 2 ) and date (D) input. When operating the as an addressable latch, changing more than one bit of address could impose a traient-wrong address. Therefore, this should only be done while in the memory mode. The mode select table summarizes the operatio of the. QUICK REFERENCE DATA = 0 V; T amb = 25 C; t r = t f 2.5 SYMBOL PARAMETER CONDITIONS TYPICAL UNIT t PHL /t PLH Propagation delay D, A n to Q n LE to Q n MR to Q n C L = 15 pf; = 3.3 V C I Input capacitance 3.5 pf C PD Power dissipation capacitance per latch V I = to 1 19 pf NOTE: 1. C PD is used to determine the dynamic power dissipation (P D in µw) P D = C PD 2 f i (C L 2 f o ) where: f i = input frequency in MHz; C L = output load capacity in pf; f o = output frequency in MHz; = supply voltage in V; (C L 2 f o ) = sum of the outputs. ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA PKG. DWG. # 16-Pin Plastic DIL 40 C to +125 C N N SOT Pin Plastic SO 40 C to +125 C D D SOT Pin Plastic SSOP Type II 40 C to +125 C DB DB SOT Pin Plastic TSSOP Type I 40 C to +125 C PW PW DH SOT May

3 PIN CONFIGURATION PIN DESCRIPTION A PIN NUMBER SYMBOL FUNCTION A 1 A MR LE 1, 2, 3 A 0 to A 2 Address inputs 4, 5, 6, 7, 9, 10, 11, 12 Q 0 to Q 7 Latch outputs Q D 8 Ground (0 V) Q Q 7 13 D Data input Q Q 6 14 LE Latch enable input (active LOW) Q Q 5 Q 4 15 MR Conditional reset input (active LOW) 16 Positive supply voltage SV01602 LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) G8 Z D A 0 LE Q 0 Q 1 Q 2 Q 3 Q DX 0 1 G , 10D 1 C10 8R A 1 A 2 Q 5 Q 6 Q MR SV SV01603 FUNCTIONAL DIAGRAM MODE SELECT TABLE LE MR MODE Q 0 4 L H Addressable latch A 0 A 1 A 2 1-of 8 DECODER 8 LATCHES Q 1 Q 2 Q 3 Q H H Memory L L Active HIGH 8-channel demultiplexer H L Reset 14 LE Q MR Q D Q 7 12 SV May 20 3

4 FUNCTION TABLE OPERATING MODES INPUTS OUTPUTS MR LE D A 0 A 1 A 2 Q 0 Q 1 Q 2 Q 3 Q 4 Q 5 Q 6 Q 7 Master reset L H X X X X L L L L L L L L L L d L L L Q=d L L L L L L L L L d H L L L Q=d L L L L L L L L d L H L L L Q=d L L L L L Demultiplex (active HIGH) L L d H H L L L L Q=d L L L L decoder (when D=H) L L d L L H L L L L Q=d L L L L L d H L H L L L L L Q=d L L L L d L H H L L L L L L Q=d L L L d H H H L L L L L L L Q=d Store (do nothing) H H X X X X q0 q1 q2 q3 q4 q5 q6 q7 Addressable latch H L d L L L Q=d q1 q2 q3 q4 q5 q6 q7 H L d H L L q0 Q=d q2 q3 q4 q5 q6 q7 H L d L H L q0 q1 Q=d q3 q4 q5 q6 q7 H L d H H L q0 q1 q2 Q=d q4 q5 q6 q7 H L d L L H q0 q1 q2 q3 Q=d q5 q6 q7 H L d H L H q0 q1 q2 q3 q4 Q=d q6 q7 H L d L H H q0 q1 q2 q3 q4 q5 Q=q q7 H L d H H H q0 q1 q2 q3 q4 q5 q6 Q=d NOTES: H = HIGH voltage level L = LOW voltage level X = don t care d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH LE traition q = lower case letters indicate the state of the referenced output established during the last cycle established during the last cycle in which it was addressed or cleared RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT DC supply voltage See Note V V I Input voltage 0 V V O Output voltage 0 V T amb t r, t f Operating ambient temperature range in free air Input rise and fall times See DC and AC characteristics = 1.0V to 2.0V = 2.0V to 2.7V = 2.7V to 3.6V NOTE: 1. The LV is guaranteed to function down to = 1.0V (input levels or ); DC characteristics are guaranteed from = 1.2V to = 5.5V C /V 1998 May 20 4

5 ABSOLUTE MAXIMUM RATINGS 1, 2 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to (ground = 0 V). SYMBOL PARAMETER CONDITIONS RATING UNIT DC supply voltage 0.5 to +4.6 V I IK DC input diode current V I < 0.5 or V I > + 0.5V 20 ma I OK DC output diode current V O < 0.5 or V O > + 0.5V 50 ma I O I, I CC DC output source or sink current standard outputs DC or current for types with standard outputs 0.5V < V O < + 0.5V 25 ma 50 ma T stg Storage temperature range 65 to +150 C P TOT Power dissipation per package plastic DIL plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) for temperature range: 40 to +125 C above +70 C derate linearly with 12 mw/k above +70 C derate linearly with 8 mw/k above +60 C derate linearly with 5.5 mw/k NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. DC ELECTRICAL CHARACTERISTICS Over recommended operating conditio. Voltages are referenced to (ground = 0 V). LIMITS SYMBOL PARAMETER TEST CONDITIONS -40 C to +85 C -40 C to +125 C UNIT V IH V IL HIGH level l Input voltage LOW level l Input voltage MIN TYP 1 MAX MIN MAX = 1.2 V = 2.0 V V = 2.7 to 3.6 V = 1.2 V = 2.0 V V = 2.7 to 3.6 V = 1.2 V; V I = V IH or V IL; I O = 100µA 1.2 HIGH level output = 2.0 V; V I = V IH or V IL; I O = 100µA V OH voltage; all outputs = 2.7 V; V I = V IH or V IL; I O = 100µA V OH HIGH level output voltage; STANDARD outputs = 3.0 V; V I = V IH or V IL; I O = 100µA = 3.0 V; V I = V IH or V IL; I O = 6mA V = 1.2 V; V I = V IH or V IL; I O = 100µA 0 LOW level output = 2.0 V; V I = V IH or V IL; I O = 100µA V OL voltage; all outputs = 2.7 V; V I = V IH or V IL; I O = 100µA mw V V V OL LOW level output voltage; STANDARD outputs = 3.0 V; V I = V IH or V IL; I O = 100µA = 3.0 V; V I = V IH or V IL; I O = 6mA V 1998 May 20 5

6 DC ELECTRICAL CHARACTERISTICS (Continued) Over recommended operating conditio. Voltages are referenced to (ground = 0 V). LIMITS SYMBOL PARAMETER TEST CONDITIONS -40 C to +85 C -40 C to +125 C UNIT I I I CC I CC Input leakage current Quiescent supply current; MSI Additional quiescent supply current per input NOTE: 1. All typical values are measured at T amb = 25 C. AC CHARACTERISTICS = 0V; t r = t f 2.5; C L = 50pF; R L = 1KΩ SYMBOL PARAMETER WAVEFORM Propagation delay t PHL/ t PLH Figure 2 D to Q n Propagation delay t PHL/ t PLH Figure 3 A n to Q n Propagation delay t PHL/ t PLH Figure 1 LE to Q n Propagation delay t PHL Figure 4 MR to Q n t w t w t su LE pulse width HIGH or LOW MR pulse width LOW Set-up time D, A n to LE MIN TYP 1 MAX MIN MAX = 3.6 V; V I = or µa = 3.6 V; V I = or ; I O = µa = 2.7 V to 3.6 V; V I = 0.6 V µa CONDITION LIMITS 40 to +85 C 40 to +125 C UNIT (V) MIN TYP 1 MAX MIN MAX to to to to Figure to Figure Figure 5 and 6 Hold time t h Figure 5 D to LE 3.0 to to to May 20 6

7 AC CHARACTERISTICS (Continued) = 0V; t r = t f 2.5; C L = 50pF; R L = 1KΩ SYMBOL PARAMETER WAVEFORM t h Hold time An to LE Figure 6 NOTES: 1. Unless otherwise stated, all typical values are measured at T amb = 25 C 2. Typical values are measured at = 3.3 V. CONDITION 40 to +85 C 40 to +125 C (V) MIN TYP 1 MAX MIN MAX to UNIT AC WAVEFORMS = 1.5 V at 2.7 V and 3.6V; = 0.5 at < 2.7 V and 4.5 V. V OL and V OH are the typical output voltage drop that occur with the output load. A n INPUT D n INPUT t PHL t PLH V OH Q n OUTPUT LE INPUT t W t PHL t PLH V OL Figure 3. Address inputs (A n ) to output (Q n ) propagation delays. SV01607 V OH Q n OUTPUT V OL SV01605 Figure 1. Enable input (LE) to output (Q n ) propagation delays and the enable input pulse width. MR INPUT t W t PHL V OH D n INPUT Q n OUTPUT V OL SV V OH t PHL t PLH Figure 4. Conditional reset input (MR) to output (Q n ) propagation delays. Q n OUTPUT V OL SV01608 Figure 2. Data input (D) to output (Q n ) propagation delays May 20 7

8 AC WAVEFORMS (Continued) = 1.5 V at 2.7 V and 3.6V; = 0.5 at < 2.7 V and 4.5 V. V OL and V OH are the typical output voltage drop that occur with the output load. LE INPUT D n INPUT V OH Q n OUTPUT V OL Q = D t su t h The shaded areas indicate when the input is permitted to change for predictable output performance SV01609 Figure 5. Data set-up and hold times for D input to LE input. t su Q = D t h TEST CIRCUIT PULSE GENERATOR V I DEFINITIONS R L = Load resistor C L = Load capacitance includes jig and probe capacitance R T = Termination resistance should be equal to Z OUT of pulse generators. SWITCH POSITION TEST S 1 t PLH/ t PHL Open R T D.U.T. V O C L V I < 2.7V V 2.7V 50pF Figure 7. Load circuitry for switching times. S 1 1k 1k 2 * Open SV00905 A n INPUT ADDRESS STABLE t su t h LE INPUT The shaded areas indicate when the input is permitted to change for predictable output performance. SV01610 Figure 6. Address set-up and hold times for A n inputs to LE input May 20 8

9 DIP16: plastic dual in-line package; 16 leads (300 mil) SOT May 20 9

10 SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT May 20 10

11 SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT May 20 11

12 TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT May 20 12

13 NOTES 1998 May 20 13

14 DEFINITIONS Data Sheet Identification Product Status Definition Objective Specification Preliminary Specification Product Specification Formative or in Design Preproduction Product Full Production This data sheet contai the design target or goal specificatio for product development. Specificatio may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contai Final Specificatio. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California Telephone Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: Document order number: May 20 14

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels

More information

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels

More information

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V

More information

74LV393 Dual 4-bit binary ripple counter

74LV393 Dual 4-bit binary ripple counter INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical

More information

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground

More information

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28 INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower

More information

74LV373 Octal D-type transparent latch (3-State)

74LV373 Octal D-type transparent latch (3-State) INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts

More information

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage

More information

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance

More information

74LVC573 Octal D-type transparent latch (3-State)

74LVC573 Octal D-type transparent latch (3-State) INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept

More information

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts

More information

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State) INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting 3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible

More information

74ALVCH bit universal bus transceiver (3-State)

74ALVCH bit universal bus transceiver (3-State) INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive

More information

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State) INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies

More information

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook INTEGRATED CIRCUITS 1996 Jul 03 IC05 Data Handbook FEATURES Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding DESCRIPTION The decoder accepts three

More information

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook INTEGRATED CIRCUITS 1-of-16 decoder/demultiplexer 1990 Jan 08 IC15 Data Handbook Decoder/demultiplexer FEATURES 16-line demultiplexing capability Mutually exclusive outputs 2-input enable gate for strobing

More information

The 74HC21 provide the 4-input AND function.

The 74HC21 provide the 4-input AND function. Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).

More information

74F393 Dual 4-bit binary ripple counter

74F393 Dual 4-bit binary ripple counter INTEGRATED CIRCUITS 1988 Nov 01 IC15 Data Handbook FEATURES Two 4-bit binary counters Two Master Resets to clear each 4-bit counter individually PIN CONFIGURATION CPa 1 MRa 2 14 13 V CC CPb DESCRIPTION

More information

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook INTEGRATED CIRCUITS 1990 May IC Data Handbook FEATURES Compares two 8-bit words in 6.5ns typical Expandable to any word length DESCRIPTION The is an expandable 8-bit comparator. It compares two words of

More information

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook INTEGRATED CIRCUITS -Input NAND gate 1991 Feb 0 IC05 Data Handbook TPE TPICAL PROPAGATION DELA TPICAL SUPPL CURRENT (TOTAL) 5.0ns 0.5mA PIN CONFIGURATION A 1 B 2 14 13 V CC NC ORDERING INFORMATION C 3

More information

8-bit serial-in/parallel-out shift register

8-bit serial-in/parallel-out shift register Rev. 03 4 February 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164.

More information

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook INTEGRATED CIRCUITS F0, F0 0 Sep IC5 Data Handbook F0/0 FEATURES High capacitive drive capability Choice of configuration Corner V CC and GND F0 Center V CC and GND F0 Typical propagation delay of.5ns

More information

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It

More information

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance

More information

74LV General description. 2. Features. 8-bit addressable latch

74LV General description. 2. Features. 8-bit addressable latch Rev. 03 2 January 2008 Product data sheet. General description 2. Features The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC259 and 74HCT259. The is a high-speed designed

More information

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation: Rev. 02 15 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance

More information

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground). Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and

More information

Hex inverting Schmitt trigger with 5 V tolerant input

Hex inverting Schmitt trigger with 5 V tolerant input Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible

More information

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses. Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance

More information

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS INTEGRATED CIRCUITS DATA SHEET 16-bit D-type transparent latch with 5 V Supersedes data of 2002 Oct 02 2003 Dec 08 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage

More information

14-stage binary ripple counter

14-stage binary ripple counter Rev. 01 29 November 2005 Product data sheet 1. General description 2. Features 3. pplications he is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC4020 and 74HC4020.

More information

PHILIPS 74ALVT16245 transceiver datasheet

PHILIPS 74ALVT16245 transceiver datasheet PHILIPS traceiver datasheet http://www.manuallib.com/philips/74alvt16245-traceiver-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 2.5V or 3.3V with I/O compatibility

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet 3-to-8 line decoder, demultiplexer with address latches; inverting Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky

More information

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words

More information

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver. 16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior

More information

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC164; 74HCT bit serial-in, parallel-out shift register Rev. 03 4 pril 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They

More information

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs. Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

More information

The 74LV32 provides a quad 2-input OR function.

The 74LV32 provides a quad 2-input OR function. Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23 INTEGRTED CIRCUITS DT SHEET Supersedes data of 993 Sep 0 2003 Jul 23 FETURES Complies with JEDEC standard no. 8- ESD protection: HBM EI/JESD22-4- exceeds 2000 V MM EI/JESD22-5- exceeds 200 V. Specified

More information

74HC1G125; 74HCT1G125

74HC1G125; 74HCT1G125 Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state

More information

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger Rev. 03 24 January 2006 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

More information

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS INTEGRATED CIRCUITS DATA SHEET 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state Supersedes data of 1998 Mar 17 2003 Dec 12 FEATURES 5 V tolerant inputs/outputs for interfacing

More information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC393; 74HCT393. Dual 4-bit binary ripple counter Rev. 03 6 September 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky

More information

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.

More information

74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State) INTEGRATED CIRCUITS 9-bit dual latch traceiver with 8-bit parity Supersedes data of 993 Oct 4 IC23 Data andbook 998 Jan 6 9-bit dual latch traceiver with 8-bit parity FEATURES Symmetrical (A and B bus

More information

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop. Rev. 03 14 September 2005 Product data sheet 1. General description 2. Features 3. pplications 4. uick reference data he are high-speed Si-gate CMOS devices and are pin compatible with the HEF4040B series.

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26. INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds

More information

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86. Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at   ore.hu. EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES

More information

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74HC244; 74HCT244. Octal buffer/line driver; 3-state Rev. 03 22 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The

More information

Dual 2-to-4 line decoder/demultiplexer

Dual 2-to-4 line decoder/demultiplexer 74LV9 Rev. 04 December 007 Product data sheet. General description. Features. Ordering information The 74LV9 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC9 and 74HCT9.

More information

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)

74ABT ABTH bit latched transceiver with dual enable and master reset (3-State) INTEGRATED CIRCUITS 16-bit latched traceiver with dual enable Supersedes data of 1995 Sep 18 IC23 Data andbook 1998 Feb 27 FEATURES Two 8-bit octal traceivers with D-type latch ive iertion/extraction permitted

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input

More information

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G02 provides the single 2-input NOR function. Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Rev. 4 8 December 2015 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC08 and 74HCT08. The provides a quad 2-input AND function.

More information

UNISONIC TECHNOLOGIES CO., LTD U74HC164

UNISONIC TECHNOLOGIES CO., LTD U74HC164 UNISONIC TECHNOLOGIES CO., LTD 8-BIT SERIAL-IN AND PARALLEL-OUT SHIFT REGISTER DIP-14 DESCRIPTION The is an 8-bit edge-triggered shift registers with serial input and parallel output. A LOW-to-HIGH transition

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238 decoders

More information

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state Rev. 03 21 pril 2009 Product data sheet 1. General description 2. Features 3. pplications The is an 8 stage serial shift register with a storage register and 3-state outputs. Both the shift and storage

More information

5-stage Johnson decade counter

5-stage Johnson decade counter Rev. 06 5 November 2009 Product data sheet 1. General description The is a with ten spike-free decoded active HIGH outputs (Q0 to Q9), an active LOW carry output from the most significant flip-flop (Q5-9),

More information

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads; Rev. 06 4 June 2007 Product data sheet 1. General description 2. Features 3. Ordering information The is a dual edge triggered D-type flip-flop with individual data (D) inputs, clock (P) inputs, set (SD)

More information

74AHC1G00; 74AHCT1G00

74AHC1G00; 74AHCT1G00 74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

74HC594; 74HCT bit shift register with output register

74HC594; 74HCT bit shift register with output register Rev. 03 20 December 2006 Product data sheet 1. General description 2. Features 3. Applications The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). The is

More information

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer Rev. 03 16 July 2007 Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238

More information

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function. Rev. 03 September 200 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin compatible

More information

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function. Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS

More information

74AHC2G126; 74AHCT2G126

74AHC2G126; 74AHCT2G126 Rev. 04 27 pril 2009 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC2G126 and 74HCT2G126 are high-speed Si-gate CMOS devices. They provide a dual non-inverting buffer/line

More information

7-stage binary ripple counter

7-stage binary ripple counter Rev. 9 28 April 2016 Product data sheet 1. General description The is a with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).

More information

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC14; 74AHCT14. Hex inverting Schmitt trigger Rev. 05 4 May 2009 Product data sheet. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS

More information

Octal bus transceiver; 3-state

Octal bus transceiver; 3-state Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive

More information

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to: Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate

More information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC393; 74HCT393. Dual 4-bit binary ripple counter Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

8-bit serial-in/parallel-out shift register

8-bit serial-in/parallel-out shift register Rev. 4 9 December 2015 Product data sheet 1. General description The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164. The is an 8-bit edge-triggered

More information

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC154; 74HCT to-16 line decoder/demultiplexer Rev. 06 2 February 2007 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The

More information

DM Bit Addressable Latch

DM Bit Addressable Latch 8-Bit Addressable Latch General Description The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable

More information

DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS

DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS INTEGRTED IRUITS DT SHEET Supersedes data of 1998 pr 28 2004 Mar 18 FETURES 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V MOS low power consumption Direct

More information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

74LVU General description. 2. Features. 3. Applications. Hex inverter

74LVU General description. 2. Features. 3. Applications. Hex inverter Rev. 06 20 December 2007 Product data sheet. General description 2. Features 3. pplications The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HCU04. The is a general purpose

More information

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has four identical 2-input multiplexers with

More information

Octal buffer/line driver; 3-state

Octal buffer/line driver; 3-state Rev. 4 1 March 2016 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC244 and 74HCT244. The is an octal non-inverting buffer/line

More information