74HC164; 74HCT bit serial-in, parallel-out shift register
|
|
- Joshua Booker
- 5 years ago
- Views:
Transcription
1 Rev pril 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEEC standard no. 7. The are 8-bit edge-triggered shift registers with serial data entry and an output from each of the eight stages. ata is entered serially through one of two inputs (S or SB); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH. ata shifts one place to the right on each LOW-to-HIGH transition of the clock () input and enters into Q0, which is the logical N of the two data inputs (S and SB) that existed one set-up time prior to the rising clock edge. LOW level on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW. Gated serial data inputs synchronous master reset Complies with JEEC standard no. 7 ES protection: HBM EI/JES B exceeds 2000 V MM EI/JES exceeds 200 V. Multiple package options Specified from 40 C to +85 C and 40 C to +125 C. Table 1: Quick reference data GN = 0 V; T amb = 25 C; t r = t f = 6 ns. Type 74HC164 t PHL, t PLH propagation delay to Qn C L = 15 pf; V CC = 5 V ns MR to Qn C L = 15 pf; V CC = 5 V ns
2 4. Ordering information Table 1: Quick reference data continued GN = 0 V; T amb = 25 C; t r = t f = 6 ns. f max maximum clock frequency C L = 15 pf; MHz V CC = 5 V C I input capacitance pf C P power dissipation [1] pf capacitance per package [2] Type 74HCT164 t PHL, t PLH propagation delay to Qn C L = 15 pf; V CC = 5 V ns MR to Qn C L = 15 pf; ns V CC = 5 V f max maximum clock frequency C L = 15 pf; MHz V CC = 5 V C I input capacitance pf C P power dissipation capacitance per package [1] [3] pf [1] C P is used to determine the dynamic power dissipation (P in µw). P = C P V 2 CC f i N + (C L V 2 CC f o ) where: f i = input frequency in MHz f o = output frequency in MHz N = number of inputs switching (C L V 2 CC f o ) = sum of outputs C L = output load capacitance in pf V CC = supply voltage in Volts [2] For HC the condition is V I = GN to V CC. [3] For HCT the condition is V I = GN to V CC 1.5 V. Table 2: Type number Ordering information Package Temperature Name escription Version range 74HC164N 40 C to +125 C IP14 plastic dual in-line package; 14 leads (300 mil) SOT HC C to +125 C SO14 plastic small outline package; 14 leads; body width SOT mm; body thickness 1.47 mm 74HC164B 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body SOT337-1 width 5.3 mm 74HC164PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body SOT402-1 width 4.4 mm 74HCT164N 40 C to +125 C IP14 plastic dual in-line package; 14 leads (300 mil) SOT HCT C to +125 C SO14 plastic small outline package; 14 leads; body width 3.9 mm; body thickness 1.47 mm SOT108-2 Product data sheet Rev pril of 24
3 Table 2: Type number Ordering information continued Package Temperature range 74HCT164B 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body width 5.3 mm 74HCT164PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm 74HCT164BQ 40 C to +125 C HVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body mm 5. Functional diagram Name escription Version SOT337-1 SOT402-1 SOT R C1/ SRG8 S SB MR aac423 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 1 2 & aac424 Fig 1. Logic symbol Fig 2. IEC logic symbol S SB MR BIT SERIL IN/PRLLEL OUT SHIFT REGISTER Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 001aac425 Fig 3. Logic diagram Product data sheet Rev pril of 24
4 S Q Q Q Q Q Q Q Q SB FF1 FF2 FF3 FF4 FF5 FF6 FF7 FF8 R R R R R R R R MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 001aac616 Fig 4. Functional diagram 6. Pinning information 6.1 Pinning Fig 5. S SB Q0 Q1 Q2 Q3 GN aac V CC Q7 Q6 Q5 Q4 MR Pin configuration IP14, SO14, SSOP14 and TSSOP14 9 Fig 6. terminal 1 index area SB Q0 Q1 Q2 Q3 S GN (1) GN VCC Transparent top view Q7 Q6 Q5 Q4 MR 001aac828 (1) The die substrate is attached to the exposed die pad using conductive die attach material. It can not be used as a supply pin of input. Pin configuration HVQFN Pin description Table 3: Pin description Symbol Pin escription S 1 data input SB 2 data input Q0 3 output Q1 4 output Q2 5 output Q3 6 output Product data sheet Rev pril of 24
5 7. Functional description Table 3: Pin description continued Symbol Pin escription GN 7 ground (0 V) 8 clock input (LOW-to-HIGH, edge-triggered) MR 9 master reset input (active LOW) Q4 10 output Q5 11 output Q6 12 output Q7 13 output V CC 14 positive supply voltage 8. Limiting values 7.1 Function selection Table 4: Function table [1] Operating Input Output modes MR S SB Q0 Q1 to Q7 Reset (clear) L X X X L L to L Shift H l l L q0 to q6 H l h L q0 to q6 H h l L q0 to q6 H h h H q0 to q6 [1] H = HIGH voltage level h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition L = LOW voltage level I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition = LOW-to-HIGH clock transition Table 5: Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GN (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage V I IK input diode current V I < 0.5 V or - ±20 m V I >V CC V I OK output diode current V O < 0.5 V or - ±20 m V O >V CC V I O output source or sink current V O = 0.5 V to V CC V - ±25 m I CC, I GN V CC or GN current - ±50 m T stg storage temperature C Product data sheet Rev pril of 24
6 Table 5: Limiting values continued In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GN (ground = 0 V). Symbol Parameter Conditions Min Max Unit P tot [1] For IP14 packages: P tot derates linearly with 12 mw/k above 70 C. [2] For SO14 packages: P tot derates linearly with 8 mw/k above 70 C. For SSOP14 and TSSOP14 packages: P tot derates linearly with 5.5 mw/k above 60 C. For HVQFN14 packages: P tot derates linearly with 4.5 mw/k above 60 C. 9. Recommended operating conditions total power dissipation IP14 package [1] mw SO14; SSOP14; TSSOP14; HVQFN14 package [2] mw 10. Static characteristics Table 6: Recommended operating conditions Type 74HC164 V CC supply voltage V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall time V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns T amb ambient temperature C Type 74HCT164 V CC supply voltage V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall time V CC = 4.5 V ns T amb ambient temperature C Table 7: Static characteristics for 74HC164 t recommended operating conditions; voltages are referenced to GN (ground = 0 V). T amb =25 C V IH HIGH-level input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V Product data sheet Rev pril of 24
7 Table 7: Static characteristics for 74HC164 continued t recommended operating conditions; voltages are referenced to GN (ground = 0 V). V IL LOW-level input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 2.0 V V I O = 20 µ; V CC = 4.5 V V I O = 20 µ; V CC = 6.0 V V I O = 4 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 2.0 V V I O =20µ; V CC = 4.5 V V I O =20µ; V CC = 6.0 V V I O = 4 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V I LI input leakage current V I =V CC or GN; V CC = 6.0 V - - ±0.1 µ I CC quiescent supply current V I =V CC or GN; I O =0; µ V CC = 6.0 V C I input capacitance pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-level input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 2.0 V V I O = 20 µ; V CC = 4.5 V V I O = 20 µ; V CC = 6.0 V V I O = 4 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 2.0 V V I O =20µ; V CC = 4.5 V V I O =20µ; V CC = 6.0 V V I O = 4 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V I LI input leakage current V I =V CC or GN; V CC = 6.0 V - - ±1.0 µ I CC quiescent supply current V I =V CC or GN; I O =0; V CC = 6.0 V µ Product data sheet Rev pril of 24
8 Table 7: Static characteristics for 74HC164 continued t recommended operating conditions; voltages are referenced to GN (ground = 0 V). T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-level input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V OH HIGH-level output voltage V I =V IH or V IL - I O = 20 µ; V CC = 2.0 V V I O = 20 µ; V CC = 4.5 V V I O = 20 µ; V CC = 6.0 V V I O = 4 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V V OL LOW-level output voltage V I =V IH or V IL - I O =20µ; V CC = 2.0 V V I O =20µ; V CC = 4.5 V V I O =20µ; V CC = 6.0 V V I O = 4 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V I LI input leakage current V I =V CC or GN; V CC = 6.0 V - - ±1.0 µ I CC quiescent supply current V I =V CC or GN; I O =0; V CC = 6.0 V µ Table 8: Static characteristics for 74HCT164 t recommended operating conditions; voltages are referenced to GN (ground = 0 V). T amb =25 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 4.5 V V I O = 4 m; V CC = 4.5 V V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 4.5 V V I O = 4 m; V CC = 4.5 V V I LI input leakage current V I =V CC or GN; V CC = 5.5 V - - ±0.1 µ I CC quiescent supply current V I =V CC or GN; I O =0; V CC = 5.5 V µ I CC additional quiescent supply current per input pin V I =V CC 2.1 V; other inputs V I =V CC or GN; V CC = 4.5 V to 5.5 V; I O = µ C I input capacitance pf Product data sheet Rev pril of 24
9 Table 8: Static characteristics for 74HCT164 continued t recommended operating conditions; voltages are referenced to GN (ground = 0 V). T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 4.5 V V I O = 4 m; V CC = 4.5 V V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 4.5 V V I O = 4 m; V CC = 4.5 V V I LI input leakage current V I =V CC or GN; V CC = 5.5 V - - ±1.0 µ I CC quiescent supply current V I =V CC or GN; I O =0; V CC = 5.5 V µ I CC additional quiescent supply current per input pin V I =V CC 2.1 V; other inputs V I =V CC or GN; V CC = 4.5 V to 5.5 V; I O = µ T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 4.5 V V I O = 4 m; V CC = 4.5 V V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 4.5 V V I O = 4 m; V CC = 4.5 V V I LI input leakage current V I =V CC or GN; V CC = 5.5 V - - ±1.0 µ I CC quiescent supply current V I =V CC or GN; I O =0; V CC = 5.5 V µ I CC additional quiescent supply current per input pin V I =V CC 2.1 V; other inputs V I =V CC or GN; V CC = 4.5 V to 5.5 V; I O = µ Product data sheet Rev pril of 24
10 11. ynamic characteristics Table 9: ynamic characteristics for 74HC164 GN = 0 V; t r = t f = 6 ns; C L = 50 pf; test circuit see Figure 10; unless otherwise specified T amb = 25 C t PHL, t PLH propagation delay to Qn V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL propagation delay see Figure 8 MR to Qn V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, t TLH output transition time V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t W clock pulse width; HIGH or LOW V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns master reset pulse width; LOW see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t rem removal time MR to see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t su set-up time see Figure 9 S, and SB to V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t h hold time S and SB see Figure 9 to V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns f max maximum clock pulse frequency V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 6.0 V MHz Product data sheet Rev pril of 24
11 Table 9: ynamic characteristics for 74HC164 continued GN = 0 V; t r = t f = 6 ns; C L = 50 pf; test circuit see Figure 10; unless otherwise specified T amb = 40 C to +85 C t PHL, t PLH propagation delay to Qn V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL propagation delay see Figure 8 MR to Qn V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, t TLH output transition time V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t W clock pulse width; HIGH or LOW V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns master reset pulse width; LOW see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t rem removal time MR to see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t su set-up time see Figure 9 S and SB to V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t h hold time S and SB see Figure 9 - to V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns f max maximum clock pulse frequency V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 6.0 V MHz Product data sheet Rev pril of 24
12 Table 9: ynamic characteristics for 74HC164 continued GN = 0 V; t r = t f = 6 ns; C L = 50 pf; test circuit see Figure 10; unless otherwise specified T amb = 40 C to +125 C t PHL, t PLH propagation delay to Qn V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL propagation delay MR to Qn V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, t TLH output transition time V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t W clock pulse width; HIGH or LOW V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns master reset pulse width; LOW V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t rem removal time MR to see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t su set-up time see Figure 9 S and SB to V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t h hold time S and SB see Figure 9 to V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns f max maximum clock pulse frequency V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 6.0 V MHz Product data sheet Rev pril of 24
13 Table 10: ynamic characteristics for 74HCT164 GN = 0 V; t r = t f = 6 ns; C L = 50 pf; test circuit see Figure 10; unless otherwise specified T amb = 25 C t PHL, t PLH propagation delay to Qn ns t PHL propagation delay MR to Qn see Figure 8 t THL, t TLH output transition time t W clock pulse width; HIGH or LOW master reset pulse width; LOW see Figure 8 t rem removal time MR to see Figure 8 t su set-up time S, and SB to t h hold time S, and SB to f max maximum clock pulse frequency T amb = 40 C to +85 C t PHL, t PLH propagation delay to Qn t PHL propagation delay MR to Qn see Figure 9 see Figure 9 see Figure 8 t THL, t TLH output transition time t W clock pulse width; HIGH or LOW master reset pulse width; LOW see Figure 8 t rem removal time MR to see Figure 8 t su set-up time S, and SB to t h hold time S, and SB to f max maximum clock pulse frequency T amb = 40 C to +125 C t PHL, t PLH propagation delay to Qn t PHL propagation delay MR to Qn see Figure 9 see Figure 9 see Figure 8 t THL, t TLH output transition time ns ns ns ns ns ns ns MHz ns ns ns ns ns ns ns ns MHz ns ns ns Product data sheet Rev pril of 24
14 Table 10: ynamic characteristics for 74HCT164 continued GN = 0 V; t r = t f = 6 ns; C L = 50 pf; test circuit see Figure 10; unless otherwise specified t W clock pulse width; HIGH or LOW master reset pulse width; LOW see Figure 8 t rem removal time MR to see Figure 8 t su t h f max set-up time S and SB to hold time S and SB to maximum clock pulse frequency see Figure 9 see Figure ns ns ns ns ns MHz V I 1/f max input V M GN t W t PHL t PLH V OH Qn output V M V OL 001aac426 (1) 74HC164: V M = 50 %; V I = GN to V CC. 74HCT164: V M = 1.3 V; V I = GN to 3 V. Fig 7. Waveforms showing the clock () to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency Product data sheet Rev pril of 24
15 V I MR input V M GN t W t rem V I input V M GN t PHL V OH Qn output V M V OL 001aac427 (1) 74HC164: V M = 50 %; V I = GN to V CC. 74HCT164: V M = 1.3 V; V I = GN to 3 V. Fig 8. Waveforms showing the master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock () removal time V I input V M GN t su t su V I t h th n input V M GN V OH Qn output V M V OL 001aac428 Fig 9. (1) 74HC164: V M = 50 %; V I = GN to V CC. 74HCT164: V M = 1.3 V; V I = GN to 3 V. The shaded areas indicate when the input is permitted to change for predictable output performance. Waveforms showing the data set-up and hold times for n inputs Product data sheet Rev pril of 24
16 V CC PULSE GENERTOR V I.U.T. V O R T C L mna101 efinitions test circuit. R T = termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. Fig 10. Load circuitry for switching times Product data sheet Rev pril of 24
17 12. Package outline IP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 M E seating plane 2 L 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E mm scale IMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c E e e 1 L M E M H w (1) Z max Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEEC JEIT EUROPEN PROJECTION ISSUE TE SOT G04 MO-001 SC Fig 11. Package outline SOT27-1 (IP14) Product data sheet Rev pril of 24
18 SO14: plastic small outline package; 14 leads; body width 3.9 mm; body thickness 1.47 mm SOT108-2 E X c y H E v M Z 14 8 pin 1 index 2 1 ( ) 3 θ L p 1 7 L e b p w M detail X mm scale IMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max b p c (1) E (1) e H (1) E L L p v w y Z Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION REFERENCES IEC JEEC JEIT EUROPEN PROJECTION ISSUE TE SOT108-2 MS Fig 12. Package outline SOT108-2 (SO14) Product data sheet Rev pril of 24
19 SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 E X c y H E v M Z 14 8 Q 2 1 ( ) 3 pin 1 index 1 7 L detail X L p θ e b p w M mm scale IMENSIONS (mm are the original dimensions) UNIT b p c (1) E (1) e H E L L p Q v w y Z(1) max. mm θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEEC JEIT EUROPEN PROJECTION ISSUE TE SOT337-1 MO Fig 13. Package outline SOT337-1 (SSOP14) Product data sheet Rev pril of 24
20 TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 E X c y H E v M Z 14 8 pin 1 index 2 1 Q ( ) 3 θ 1 7 e b p w M L detail X L p mm scale IMENSIONS (mm are the original dimensions) UNIT b p c (1) E (2) e H (1) E L L p Q v w y Z max. mm θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEEC JEIT SOT402-1 MO-153 EUROPEN PROJECTION ISSUE TE Fig 14. Package outline SOT402-1 (TSSOP14) Product data sheet Rev pril of 24
21 HVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1 B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 6 v M w M C C B y 1 C C y L 1 7 E h e h X mm scale IMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c (1) h E (1) E h e e 1 L v w y y 1 mm Note 1. Plastic or metal protrusions of mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEEC JEIT SOT MO EUROPEN PROJECTION ISSUE TE Fig 15. Package outline SOT762-1 (HVQFN14) Product data sheet Rev pril of 24
22 13. Revision history Table 11: Revision history ocument I Release date ata sheet status Change notice oc. number Supersedes 74HC_HCT164_ Product data sheet HC_HCT164_ CNV_2 Modifications: The format of this data sheet is redesigned to comply with the current presentation and information standard of Philips Semiconductors dded SOT762-1 and Ordering information 74HC_HCT164_CNV_ Product specification Product data sheet Rev pril of 24
23 14. ata sheet status Level ata sheet status [1] Product status [2] [3] efinition I Objective data evelopment This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 15. efinitions 16. isclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 17. Contact information For additional information, please visit: For sales office addresses, send an to: sales.addresses@ Product data sheet Rev pril of 24
24 18. Contents 1 General description Features Quick reference data Ordering information Functional diagram Pinning information Pinning Pin description Functional description Function selection Limiting values Recommended operating conditions Static characteristics ynamic characteristics Package outline Revision history ata sheet status efinitions isclaimers Contact information Koninklijke Philips Electronics N.V ll rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. ate of release: 4 pril 2005 ocument number: Published in The Netherlands
74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More information74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state
Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with
More information8-bit serial-in/parallel-out shift register
Rev. 03 4 February 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164.
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More information74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.
Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).
More information74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03 24 January 2006 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).
More information74HC393; 74HCT393. Dual 4-bit binary ripple counter
Rev. 03 6 September 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More informationQuad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More information74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.
Rev. 03 14 September 2005 Product data sheet 1. General description 2. Features 3. pplications 4. uick reference data he are high-speed Si-gate CMOS devices and are pin compatible with the HEF4040B series.
More informationHex inverting Schmitt trigger with 5 V tolerant input
Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23
INTEGRTED CIRCUITS DT SHEET Supersedes data of 993 Sep 0 2003 Jul 23 FETURES Complies with JEDEC standard no. 8- ESD protection: HBM EI/JESD22-4- exceeds 2000 V MM EI/JESD22-5- exceeds 200 V. Specified
More information74HC244; 74HCT244. Octal buffer/line driver; 3-state
Rev. 03 22 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.
INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES
More information3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state
with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The
More information74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.
Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified
More information74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.
Rev. 03 September 200 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin compatible
More information74HC1G125; 74HCT1G125
Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state
More information74HC164; 74HCT bit serial-in, parallel-out shift register
Rev. 5 25 November 2010 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with
More information14-stage binary ripple counter
Rev. 01 29 November 2005 Product data sheet 1. General description 2. Features 3. pplications he is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC4020 and 74HC4020.
More informationThe 74LV32 provides a quad 2-input OR function.
Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.
More information74AHC14; 74AHCT14. Hex inverting Schmitt trigger
Rev. 05 4 May 2009 Product data sheet. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with
More informationThe 74LV08 provides a quad 2-input AND function.
Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0
More information74HC238; 74HCT to-8 line decoder/demultiplexer
Rev. 03 16 July 2007 Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238
More information74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.
Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They
More informationDATA SHEET. 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state INTEGRATED CIRCUITS
INTEGRTE CIRCUITS T SHEET Octal -type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Supersedes data of 2003 Jun 20 2004 Mar 22 FETURES 5 V tolerant inputs and outputs, for
More information74HC164; 74HCT bit serial-in, parallel-out shift register
Rev. 7 13 June 2013 Product data sheet 1. General description The is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (S and SB), eight parallel data outputs (0
More information74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior
More informationOctal D-type transparent latch; 3-state
Rev. 02 18 October 2007 Product data sheet 1. General description 2. Features The is an octal -type transparent latch featuring separate -type inputs for each latch and 3-state true outputs for bus-oriented
More information74LV General description. 2. Features. 8-bit addressable latch
Rev. 03 2 January 2008 Product data sheet. General description 2. Features The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC259 and 74HCT259. The is a high-speed designed
More informationINTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook
INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground
More information74HC154; 74HCT to-16 line decoder/demultiplexer
Rev. 06 2 February 2007 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The
More information74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.
Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They
More information74HC393; 74HCT393. Dual 4-bit binary ripple counter
Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified
More information74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.
Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.
More informationINTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors
INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See
More information74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.
Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More informationDATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit D-type transparent latch with 5 V Supersedes data of 2002 Oct 02 2003 Dec 08 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More information74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
More information74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset
Rev. 04 16 June 2006 Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1997 ug 26 2003 Oct 30 FETURES
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More information74AHC125; 74AHCT125. Quad buffer/line driver; 3-state
Rev. 04 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). They
More information74HC373; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state
Rev. 5 13 ecember 2011 Product data sheet 1. General description 2. Features and benefits The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance
More information74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.
Rev. 03 12 November 2007 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The are octal non-inverting buffer/line drivers with 3-state
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:
Rev. 5 25 pril 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL.
More information74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs
Rev. 03 8 January 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with the HEF4017. The is a 5-stage Johnson decade counter with
More information74HC238; 74HCT to-8 line decoder/demultiplexer
Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238 decoders
More information74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state
Rev. 03 20 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance
More information74AHC273-Q100; 74AHCT273-Q100
74HC273-100; 74HCT273-100 Rev. 1 27 March 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified
More information74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.
Rev. 05 20 December 2007 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The has octal non-inverting buffer/line drivers with 3-state
More information74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter
Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output
More informationDATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state Supersedes data of 1998 Mar 17 2003 Dec 12 FEATURES 5 V tolerant inputs/outputs for interfacing
More information74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.
Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More informationINTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input
More information74AHC1G00; 74AHCT1G00
74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input
More information74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.
Quad 2-input NND gate Rev. 5 25 November 200 Product data sheet. General description 2. Features and benefits 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard
More informationTemperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;
Rev. 06 4 June 2007 Product data sheet 1. General description 2. Features 3. Ordering information The is a dual edge triggered D-type flip-flop with individual data (D) inputs, clock (P) inputs, set (SD)
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More information74AHC573; 74AHCT573. Octal D-type transparant latch; 3-state
Rev. 7 8 November 20 Product data sheet. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEEC standard
More information74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.
Rev. 4 4 September 202 Product data sheet. General description 2. Features and benefits 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin
More informationDual 2-to-4 line decoder/demultiplexer
74LV9 Rev. 04 December 007 Product data sheet. General description. Features. Ordering information The 74LV9 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC9 and 74HCT9.
More information74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state
Rev. 03 21 pril 2009 Product data sheet 1. General description 2. Features 3. pplications The is an 8 stage serial shift register with a storage register and 3-state outputs. Both the shift and storage
More information74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:
Rev. 02 15 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance
More information74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate
Quad 2-input ND gate Rev. 4 6 September 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input ND gate. Inputs include clamp diodes. This
More information74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter
Rev. 4 3 ugust 202 Product data sheet. General description 2. Features and benefits 3. Ordering information The is a hex inverter. The inputs include clamp diodes that enable the use of current limiting
More informationDATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS
INTEGRTED IRUITS DT SHEET Supersedes data of 1998 pr 28 2004 Mar 18 FETURES 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V MOS low power consumption Direct
More information74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state
Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low
More information74HC594; 74HCT bit shift register with output register
Rev. 03 20 December 2006 Product data sheet 1. General description 2. Features 3. Applications The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). The is
More informationThe 74LVC1G02 provides the single 2-input NOR function.
Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More information74HC573-Q100; 74HCT573-Q100
Rev. 3 5 March 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEEC
More information74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.
Rev. 3 27 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin
More information74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate
8-input NND gate Rev. 6 27 December 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-input NND gate. Inputs include clamp diodes. This enables
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More information74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset
Rev. 05 13 July 2009 Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance
More informationQUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT
FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds 2000 V MM EI/JESD22-115- exceeds 200 V Specified from 40 to +85 C and 40 to +125 C. DESCRIPTION The 74HC00/74HCT00
More information74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger
Rev. 4 8 pril 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and
More informationOctal bus transceiver; 3-state
Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive
More informationQUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT
Quad 2-input NND gate FETURES Complies with JEDEC standard no. -1 ESD protection: HBM EI/JESD22-114- exceeds 2000 V MM EI/JESD22-115- exceeds 200 V Specified from 40 to +5 C and 40 to +125 C. DESCRIPTION
More informationDual JK flip-flop with reset; negative-edge trigger
Rev. 04 19 March 2008 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate MOS device that complies with JEDE standard no. 7. It is pin compatible with
More information8-bit binary counter with output register; 3-state
Rev. 02 28 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It is
More information74HC257; 74HCT257. Quad 2-input multiplexer; 3-state
Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has four identical 2-input multiplexers with
More information74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06 19 February 2008 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs,
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More information74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate
Rev. 4 17 September 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-input NOR gate. Inputs also include clamp diodes that enable the use
More information74HC259; 74HCT259. The 74HC259; 74HCT259 has four modes of operation:
Rev. 5 7 ugust 202 Product data sheet. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC
More informationHEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop
Rev. 8 2 November 20 Product data sheet. General description 2. Features and benefits 3. pplications The is a quad edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP),
More informationPMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.
Rev. 2 24 March 25 Product data sheet 1. Product profile 1.1 General description Dual N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More information