CONDITIONS T amb = 25 C; GND = 0V
|
|
- Georgiana Austin
- 5 years ago
- Views:
Transcription
1 Octal -type traparent latch (-State) FATURS is flow-through pinout version of 7ABT7 Inputs and outputs on opposite side of package allow easy interface to microprocessors -State output buffers Common output enable atch-up protection exceeds 00mA per JC Std 7 S protection exceeds 000 V per MI ST 88 Method 0 and 00 V per Machine Model Power-up -State Power-up reset SCRIPTION The high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The device is an octal traparent latch coupled to eight -State output buffers. The two sectio of the device are controlled independently by nable () and Output nable (O) control gates. The is functionally identical to the 7ABT7 but has a flow-through pinout configuration to facilitate PC board layout and allow easy interface with microprocessors. The data on the inputs are traferred to the latch outputs when the atch nable () input is igh. The latch remai traparent to the data inputs while is igh, and stores the data that is present one setup time before the igh-to-ow enable traition. The -State output buffers are designed to drive heavily loaded -State buses, MOS memories, or MOS microprocessors. The active-ow Output nable (O) controls all eight -State buffers independent of the latch operation. When O is ow, the latched or traparent data appears at the outputs. When O is igh, the outputs are in the igh-impedance OFF state, which mea they will neither drive nor load the bus. UICK RFRNC ATA SYMBO t P t P PARAMTR Propagation delay n to n C = 0pF; V CC = V CONITIONS T amb = C; GN = 0V TYPICA C IN Input capacitance V I = 0V or V CC pf C OUT Output capacitance Outputs disabled; V O = 0V or V CC 6 pf I CCZ Total supply current Outputs disabled; V CC =.V 00 µa.8. ORRING INFORMATION PACKAGS TMPRATUR RANG OUTSI NORT AMRICA NORT AMRICA WG NUMBR 0-Pin Plastic IP 0 C to +8 C N N SOT6-0-Pin plastic SO 0 C to +8 C SOT6-0-Pin Plastic SSOP Type II 0 C to +8 C B B SOT9-0-Pin Plastic TSSOP Type I 0 C to +8 C PW PW SOT60- PIN CONFIGURATION PIN SCRIPTION PIN NUMBR SYMBO FUNCTION O Output enable input (active-ow) O V CC 0,,,, 6, 7, 8, 9 9, 8, 7, 6,,,, ata inputs ata outputs 6 nable input (active-igh) 6 0 GN Ground (0V) 7 0 V CC Positive supply voltage GN 0 SA Sep
2 Octal -type traparent latch (-State) OGIC SYMBO (I/IC) OGIC SYMBO N C O SA0087 SA0086 FUNCTION TAB INPUTS INTRNA OUTPUTS OPRATING MO O n RGISTR 0 7 l h X NC NC old X n NC n Z Z nable and read register atch and read register isable outputs = igh voltage level h = igh voltage level one set-up time prior to the igh-to-ow traition = ow voltage level l = ow voltage level one set-up time prior to the igh-to-ow traition NC= No change X = on t care Z = igh impedance off state = igh-to-ow traition OGIC IAGRAM O SA Sep 06
3 Octal -type traparent latch (-State) ABSOUT MAXIMUM RATINGS, SYMBO PARAMTR CONITIONS RATING V CC C supply voltage 0. to +7.0 V I IK C input diode current V I < 0 8 ma V I C input voltage to +7.0 V I OK C output diode current V O < 0 0 ma V OUT C output voltage output in Off or igh state 0. to +. V I OUT C output current output in ow state 8 ma T stg Storage temperature range 6 to 0 C NOTS:. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. xposure to absolute-maximum-rated conditio for extended periods may affect device reliability.. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 0 C.. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. RCOMMN OPRATING CONITIONS SYMBO PARAMTR IMITS Min Max V CC C supply voltage.. V V I Input voltage 0 V CC V V I igh-level input voltage.0 V V I ow-level input voltage 0.8 V I O igh-level output current ma I O ow-level output current 6 ma t/ v Input traition rise or fall rate 0 /V T amb Operating free-air temperature range 0 +8 C 99 Sep 06
4 Octal -type traparent latch (-State) C CTRICA CARACTRISTICS SYMBO PARAMTR TST CONITIONS T amb = + C IMITS T amb = 0 C to +8 C Min Typ Max Min Max V IK Input clamp voltage V CC =.V; I IK = 8mA 0.9 V V CC =.V; I O = ma; V I = V I or V I..9. V V O igh-level output voltage V CC =.0V; I O = ma; V I = V I or V I.0..0 V V CC =.V; I O = ma; V I = V I or V I.0..0 V V O ow-level output voltage V CC =.V; I O = 6mA; V I = V I or V I V V RST Power-up output low voltage V CC =.V; I O = ma; V I = GN or V CC V I I Input leakage current V CC =.V; V I = GN or.v ±0.0 ± ± µa I OFF Power-off leakage current V CC = 0.0V; V O or V I.V ±.0 ±00 ±00 µa I PU /I P Power-up/down -State output current V CC =.0V; V O = 0.V; V O = on t Care; V I = GN or V CC ±.0 ±0 ±0 µa I OZ -State output igh current V CC =.V; V O =.7V; V I = V I or V I µa I OZ -State output ow current V CC =.V; V O = 0.V; V I = V I or V I µa I CX Output igh leakage current V CC =.V; V O =.V; V I = GN or V CC µa I O Output current V CC =.V; V O =.V ma I CC V CC =.V; Outputs igh, V I = GN or V CC µa I CC uiescent supply current V CC =.V; Outputs ow, V I = GN or V CC 0 0 ma I CCZ V CC =.V; Outputs -State; V I = GN or V CC µa I CC Additional supply current per input pin V CC =.V; one input at.v, other inputs at V CC or GN 0... ma NOTS:. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.. This is the increase in supply current for each input at.v.. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.. This parameter is valid for any V CC between 0V and.v with a traition time of up to 0msec. For V CC =.V to V CC = V 0%, a traition time of up to 00µsec is permitted. AC CARACTRISTICS GN = 0V, t R = t F =., C = 0pF, R = 00Ω SYMBO PARAMTR WAVFORM t P t P t P t P t PZ t PZ t PZ t PZ Propagation delay n to n Propagation delay to n Output enable time to igh and ow level Output disable time from igh and ow level T amb = + o C V CC = +.0V IMITS T amb = -0 to +8 o C V CC = +.0V ±0.V Min Typ Max Min Max Sep 06
5 Octal -type traparent latch (-State) AC STUP RUIRMNTS GN = 0V, t R = t F =., C = 0pF, R = 00Ω SYMBO PARAMTR WAVFORM t s () t s () t h () t h () t w () Setup time, igh or ow n to old time, igh or ow n to pulse width igh T amb = + o C V CC = +.0V IMITS T amb = -0 to +8 o C V CC = +.0V ±0.V Min Typ Min AC WAVFORMS =.V, V IN = GN to.0v O t w () t PZ t PZ t P t P n n V O 0.V 0V SA0006 Waveform. Propagation elay, nable to Output, and nable Pulse Width SA00066 Waveform. -State Output nable Time to igh evel and Output isable Time from igh evel n O t P t P t PZ t PZ n n V O +0.V V O n SA0006 Waveform. Propagation elay for ata to Outputs ÉÉÉ ÉÉ ÉÉÉÉÉ ÉÉÉÉ ÉÉÉ ÉÉÉ SA00 Waveform. -State Output nable Time to ow evel and Output isable Time from ow evel t s () t h () t s () t h () NOT: The shaded areas indicate when the input is permitted to change for predictable output performance. Waveform. ata Setup and old Times SA Sep 06
6 Octal -type traparent latch (-State) TST CIRCUIT AN WAVFORM V CC t W 90% 90% AMP (V) PUS GNRATOR V IN.U.T. V OUT R 7.0V NGATIV PUS 0% 0% t T (t F ) 0V t T (t R ) R T C Test Circuit for -State Outputs SWITC POSITION TST SWITC t PZ closed t PZ closed All other open R POSITIV PUS 90% 90% t T (t R ) t T (t F ) 0% t 0% W =.V Input Pulse efinition AMP (V) 0V FINITIONS R = oad resistor; see AC CARACTRISTICS for value. C = oad capacitance includes jig and probe capacitance; see AC CARACTRISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. INPUT PUS RUIRMNTS FAMIY Amplitude Rep. Rate t W t R t F 7ABT.0V Mz 00.. SA Sep 06 6
74ABT16373B 74ABTH16373B 16-bit transparent latch (3-State)
INTGRAT CIRCUITS Supersedes data of 1995 Aug 03 IC23 ata andbook 1998 Feb 27 FATURS 16-bit traparent latch Multiple V CC and GN pi minimize switching noise Power-up 3-State ive iertion/extraction permitted
More informationPHILIPS 74LVT transparent D-type latch datasheet
PIIPS transparent -type latch datasheet http://www.manuallib.com/philips/74lvt162373-transparent-d-type-latch-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 3.3 V.
More information74ALVT V/3.3V 16-bit transparent D-type latch (3-State) INTEGRATED CIRCUITS
INTGRAT CIRCUITS 2.V/3.3V 16-bit traparent -type latch (3-State) Supersedes data of 1998 Feb 13 IC23 ata andbook 1999 Oct 18 2.V/3.3V 16-bit traparent -type latch (3-State) FATURS 16-bit traparent latch
More informationOctal buffer/line driver (3-State)
FEATURES Octal bus interface Functio similar to the ABT4 Provides ideal interface and increases fan-out of MOS Microprocessors Efficient pinout to facilitate PC board layout 3-State buffer outputs sink
More information74F573 Octal transparent latch (3-State) 74F574 Octal transparent latch (3-State)
INTGRAT CIRCUITS 74F573 Octal traparent latch (3-State) 74F574 Octal traparent latch (3-State) 989 Oct IC ata andbook atch/flip-flop 74F573 Octal Traparent atch (3-State) 74F574 Octal Flip-Flop (3-State)
More informationCONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC
9-bit -type flip-flop with reset and enable FEATUES High speed parallel registers with positive edge-triggered -type flip-flops Ideal where high speed, light loading, or increased fan-in are required with
More information74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)
INTEGRATED CIRCUITS 16-bit latched traceiver with dual enable Supersedes data of 1995 Sep 18 IC23 Data andbook 1998 Feb 27 FEATURES Two 8-bit octal traceivers with D-type latch ive iertion/extraction permitted
More information8-bit shift register with 2:1 mux-in, latched B inputs, and serial out N74F835N FEATURES PIN CONFIGURATION
FATURS Specifically designed for Video applicatio Combines the 74F373, two 74F57s, and the 74F66 functio in one package Interleaved loading with : mux ual 8-bit parallel inputs Traparent latch on all B
More information74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)
INTEGRATED CIRCUITS 9-bit dual latch traceiver with 8-bit parity Supersedes data of 993 Oct 4 IC23 Data andbook 998 Jan 6 9-bit dual latch traceiver with 8-bit parity FEATURES Symmetrical (A and B bus
More information74LV373 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts
More informationUNISONIC TECHNOLOGIES CO., LTD
U74C563 UNISONIC TECNOOGIES CO., TD OCTA TRANSPARENT D-TYPE ATCES WIT 3-STATE OUTPUTS DESCRIPTION The U74C563 is a octal traparent D-TYPE latches with 3-state outputs. When the latch-enable (E) is high,
More information74LVC573 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept
More information74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More information3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state
with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More information4-bit magnitude comparator
FEATURES High-impedance NPN base inputs for reduced loading (0µA in High and ow states) Magnitude comparison of any binary words Serial or parallel expaion without extra gating PIN CONFIGURATION B V CC
More information74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger
INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts
More informationUNISONIC TECHNOLOGIES CO., LTD
U74ACT157 UNISONIC TECNOOGIES CO., TD QUADRUPE 2-INE TO 1-INE DATA SEECTOR/ MUTIPEER DESCRIPTION The U74ACT157 is a quadruple 2-line to 1-line data selector/multiplexer. When G is high, all outputs are
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More informationUp/down binary counter with separate up/down clocks
FEATURES Synchronous reversible 4-bit counting Asynchronous parallel load capability Asynchronous reset (clear) Cascadable without external logic DESCRIPTION The is a 4-bit synchronous up/down counter
More informationINTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors
INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationPHILIPS 74ALVT16245 transceiver datasheet
PHILIPS traceiver datasheet http://www.manuallib.com/philips/74alvt16245-traceiver-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 2.5V or 3.3V with I/O compatibility
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More informationUNISONIC TECHNOLOGIES CO., LTD U74HC244
UNISONIC TECHNOLOGIES CO., LTD OCTAL BUFFER AND LINE DRIVER WITH 3-STATE OUTPUT DESCRIPTION DIP-20 The are octal buffer and line drivers with non-inverting 3-state outputs. When n OE is High, the outputs
More information74ALVCH bit universal bus transceiver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Infmation The IC6 74C/CT/CU/CMOS ogic
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More information74ACT Bit D-Type Flip-Flop with 3-STATE Outputs
74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACT18823 contains eighteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications.
More information74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs
74LCX841 Low oltage 10-Bit Traparent Latch with 5 Tolerant Inputs and Outputs General Description The LCX841 coists of ten latches with 3-STATE outputs for bus organized system applicatio. The device is
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC125A consists of four bus buffers with 3-state output controlled by enable input ( ΟΕ ), when ΟΕ is high,
More informationNL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.
Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is
More informationFEATURES OF 74F06A, 74F07A
7F0, 7F0A, 7F07, 7F07A FEATURES OF 7F0, 7F07 Open Collector output drive ma High speed V output termination voltage Symmetrical propagation delays FEATURES OF 7F0A, 7F07A Open Collector output drive ma
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic
More informationMM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer
February 1984 Revised February 1999 MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer General Description The MM74HCT540 and MM74HCT541 3-STATE buffers utilize advanced silicon-gate
More informationOctal 3-State Noninverting Transparent Latch
SL74HC73 Octal 3-State Noninverting Traparent Latch High-Performance Silicon-Gate CMOS The SL74HC73 is identical in pinout to the LS/ALS73. The device inputs are compatible with standard CMOS outputs;
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationOctal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C33A Octal 3-State Inverting Traparent Latch igh-performance Silicon-ate CMOS The IN74C33A is identical in pinout to the LS/ALS33. The device inputs are compatible with standard CMOS
More information74ACT825 8-Bit D-Type Flip-Flop
8-Bit D-Type Flip-Flop General Description The ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Imptant notice Dear Customer, On 7 February 217 the fmer NP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, ogic and PowerMOS
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
More informationM74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER
BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER HIGH SPEED: t PD = 14 (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More information74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state
Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low
More informationUNISONIC TECHNOLOGIES CO., LTD U74LVC1G125
UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output
More informationINTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook
INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground
More informationUNISONIC TECHNOLOGIES CO., LTD
U74LC1G04 UNISONIC TECHNOLOGIES CO., LTD SINGLE INERTER GATE DESCRIPTION The UTC U74LC1G04 is a single inverter gate, it provides the function Y = A. This device has power-down protective circuit, preventing
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC125A consists of four bus buffers with 3-state output controlled by enable input ( ΟΕ ), when ΟΕ is high,
More informationMM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer
September 1983 Revised February 1999 MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer General Description The MM74HC540 and MM74HC541 3-STATE buffers utilize advanced silicon-gate
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationMM74HC374 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationGTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls
August 1998 Revised January 2005 GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Traceiver with High Drive GTLP and Individual Byte Controls General Description The GTLP16T1655 is a 16-bit universal bus traceiver
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC2G125L consists of two bus buffers with 3-state output controlled by enable input (noe), when noe is high,
More informationMM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
February 1990 Revised May 1999 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced
More information74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, ogic
More informationOctal 3-State Noninverting Transparent Latch
TECNICAL DATA IN74CT373A Octal 3-State Noninverting Transparent Latch The IN74CT373A may be used as a level converter for interfacing TTL or NMOS outputs to igh-speed CMOS inputs. The IN74CT373A is identical
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More information74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs
February 2001 Revised October 2001 74LCXH162374 Low oltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs General Description The LCXH162374 contains sixteen non-inverting D-type
More informationDATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit D-type transparent latch with 5 V Supersedes data of 2002 Oct 02 2003 Dec 08 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More informationDual D Flip-Flop with Set and Reset
TECNICAL DATA IN74C74A Dual D Flip-Flop with Set and Reset The IN74C74A is identical in pinout to the LS/ALS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More informationMM74HC573 3-STATE Octal D-Type Latch
MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low
More informationSN74LS259MEL. 8 Bit Addressable Latch LOW POWER SCHOTTKY
8 Bit Addressable atch The SN74S259 is a high-speed 8-Bit Addressable atch designed for general purpose storage applicatio in digital systems. It is a multifunctional device capable of storing single line
More information74VHC573 Octal D-Type Latch with 3-STATE Outputs
74HC573 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: March 1993 Revised April 1999 The HC573 is an advanced high speed CMOS octal latch with 3-STATE output fabricated with
More informationObsolete Product(s) - Obsolete Product(s)
8-INPUT NAND GATE HIGH SPEED: t PD = 13ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: I
More information74F193 Up/Down Binary Counter with Separate Up/Down Clocks
April 1988 Revised September 2000 Up/Down Binary Counter with Separate Up/Down Clocks General Description The is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and
More informationM74HC20TTR DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 9ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationOctal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
More informationMC74VHC1G125. Noninverting 3 State Buffer
MC74CG2 Noninverting 3 State Buffer The MC74CG2 is an advanced high speed CMOS noninverting 3 state buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent
More information74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE 2-LINE TO 1-LINE DATA SELECTOR OR MULTIPLEXER DESCRIPTION The U74LC2G157 is a single 2-line to 1-line data selector or multiplexer which is featured a common strobe
More informationObsolete Product(s) - Obsolete Product(s)
BCD TO DECIMAL DECODER HIGH SPEED : t PD = 14ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS
More information74HC257; 74HCT257. Quad 2-input multiplexer; 3-state
Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has four identical 2-input multiplexers with
More information74VHC373 Octal D-Type Latch with 3-STATE Outputs
74HC373 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: February 1993 Revised April 1999 The HC373 is an advanced high speed CMOS octal D- type latch with 3-STATE output fabricated
More informationObsolete Product(s) - Obsolete Product(s)
3 TO 8 LINE DECODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More information