PHILIPS 74ALVT16245 transceiver datasheet
|
|
- Norma McCarthy
- 5 years ago
- Views:
Transcription
1 PHILIPS traceiver datasheet The is a high-performance BiCMOS product designed for VCC operation at 2.5V or 3.3V with I/O compatibility up to 5V. ManualLib.com collects and classifies the global product itrunction manuals to help users access anytime and anywhere, helping users make better use of products.
2 INTEGRATED CIRCUITS 2.5V/3.3V ALVT 16-bit traceiver (3-State) Supersedes data of 1995 Nov 01 IC23 Data Handbook 1998 Feb 13
3 FEATURES 16-bit bidirectional bus interface 5V I/O Compatible 3-State buffers Output capability: +64mA/ 32mA TTL input and output switching levels Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs Live iertion/extraction permitted Power-up 3-State No bus current loading when output is tied to 5V bus Latch-up protection exceeds 500mA per JEDEC Std 17 ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 400V per Machine Model QUICK REFERENCE DATA SYMBOL t PLH t PHL PARAMETER Propagation delay nax to nbx or nbx to nax C L = 50pF DESCRIPTION The is a high-performance BiCMOS product designed for V CC operation at 2.5V or 3.3V with I/O compatibility up to 5V. This device is a 16-bit traceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directio. The control function implementation minimizes external timing requirements. The device features an Output Enable (OE) input for easy cascading and a Direction (DIR) input for direction control. CONDITIONS TYPICAL T amb = 25 C 2.5V 3.3V C IN Input capacitance DIR, OE V I = 0V or V CC 3 3 pf C I/O I/O pin capacitance V I/O = 0V or V CC 9 9 pf I CCZ Total supply current Outputs disabled µa ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 48-Pin Plastic SSOP Type III 40 C to +85 C DL AV16245 DL SOT Pin Plastic TSSOP Type II 40 C to +85 C DGG AV16245 DGG SOT UNIT LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) 1DIR 1 2DIR OE 25 2OE 47 1A0 46 1A1 2 1B0 3 1B1 36 2A0 35 2A B0 2B G3 3 EN1 (BA) 3 EN2 (AB) G3 3 EN1 (BA) 3 EN2 (AB) 44 1A2 5 1B2 33 2A2 16 2B A3 6 1B3 32 2A3 17 2B A4 8 1B4 30 2A4 19 2B A5 9 1B5 29 2A5 20 2B A6 11 1B6 27 2A6 22 2B A7 1B A7 2B7 SW00022 SA Feb
4 PIN CONFIGURATION 1DIR 1 1B0 2 1B1 3 GND 4 1B2 5 1B3 6 V 7 CC 1B4 8 1B5 9 GND 10 1B6 11 1B7 12 2B0 13 2B1 14 GND 15 2B2 16 2B3 17 V CC 18 2B4 19 2B5 20 GND 21 2B6 22 2B7 23 2DIR OE 47 1A0 46 1A1 45 GND 44 1A2 43 1A3 42 V CC 41 1A4 40 1A5 39 GND 38 1A6 37 1A7 36 2A0 35 2A1 34 GND 33 2A2 32 2A3 31 V CC 30 2A4 29 2A5 28 GND 27 2A6 26 2A7 25 2OE SA00020 PIN DESCRIPTION PIN NUMBER SYMBOL NAME AND FUNCTION 1, 24 ndir Direction control input 47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26 na0 na7 Data inputs/outputs (A side) 2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23 nb0 nb7 Data inputs/outputs (B side) 25, 48 noe Output enable input (active-low) 4, 10, 15, 21, 28, 34, 39, 45 GND Ground (0V) 7, 18, 31, 42 V CC Positive supply voltage FUNCTION TABLE INPUTS INPUTS/OUTPUTS noe ndir nax nbx L L nax = nbx Inputs L H Inputs nbx = nax H X Z Z H = High voltage level L = Low voltage level X = Don t care Z = High Impedance off state ABSOLUTE MAXIMUM RATINGS 1, 2 SYMBOL PARAMETER CONDITIONS RATING UNIT V CC DC supply voltage to +4.6 V I IK DC input diode current V I < 0 50 ma V I DC input voltage 3 to +7.0 V I OK DC output diode current V O < 0 50 ma V OUT DC output voltage 3 Output in Off or High state to +7.0 V Output in Low state 128 I OUT DC output current Output in High state 64 ma T stg Storage temperature range 65 to +150 C NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed Feb 13 3
5 RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER 2.5V RANGE LIMITS 3.3V RANGE LIMITS MIN MAX MIN MAX V CC DC supply voltage V V I Input voltage V V IH High-level input voltage V V IL Input voltage V I OH High-level output current 8 32 ma Low-level output current 8 32 I OL Low-level output current; current duty cycle 50%; f 1kHz t/ v Input traition rise or fall rate; Outputs enabled /V T amb Operating free-air temperature range C DC ELECTRICAL CHARACTERISTICS (3.3V 0.3V RANGE) LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 3.0V; I IK = 18mA V V OH V OL High-level output voltage Low level output voltage I I Input leakage current V CC = 3.6V; V I = 5.5V UNIT V CC = 3.0 to 3.6V; I OH = 100µA V CC 0.2 V CC V V CC = 3.0V; I OH = 32mA V CC = 3.0V; I OL = 100µA V CC = 3.0V; I OL = 16mA V CC = 3.0V; I OL = 32mA 0.3 V CC = 3.0V; I OL = 64mA V CC = 3.6V; V I = V CC or GND Control pi 0.1 ±1 V CC = 0 or 3.6V; V I = 5.5V V =36V; =V pi CC 3.6V; V I CC Data ma V µa V CC = 3.6V; V I = I OFF Off current V CC = 0V; V I or V O = 0 to 4.5V 0.1 ±100 µa I HOLD I EX I PU/PD V CC = 3V; V I = 0.8V Bus Hold current AorBports V CC = 3V; V I = 2.0V µa 6 V CC = 0V to 3.6V; V CC = 3.6V ±500 Current into an output in the High state when V O > V CC V O = 5.5V; V CC = 3.0V µa Power up/down 3-State output V CC 1.2V; V O = V to V CC ; V I = GND or V CC ; current 3 OE/OE = Don t care 40 ±100 µa I CCH V CC = 3.6V; Outputs High, V I = GND or V CC, I O = I CCL Quiescent supply current V CC = 3.6V; Outputs Low, V I = GND or V CC, I O = ma I CCZ V CC = 3.6V; Outputs Disabled; V I = GND or V CC, I O = I CC Additional supply current per input pin 2 V CC = 3V to 3.6V; One input at V CC 0.6V, Other inputs at V CC or GND ma NOTES: 1. All typical values are at V CC = 3.3V and T amb = 25 C. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or GND 3. This parameter is valid for any V CC between 0V and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 3.3V ± 0.3V a traition time of 100µsec is permitted. This parameter is valid for T amb = 25 C only. 4. Unused pi at V CC or GND. 5. I CCZ is measured with outputs pulled up to V CC or pulled down to ground. 6. This is the bus hold overdrive current required to force the input to the opposite logic state Feb 13 4
6 AC CHARACTERISTICS (3.3V 0.3V RANGE) GND = 0V; t R = t F = 2.5; C L = 50pF; R L = 500Ω; T amb = 40 C to +85 C. LIMITS SYMBOL PARAMETER WAVEFORM V CC = 3.3V 0.3V UNIT t PLH t PHL t PZH t PZL t PHZ t PLZ Propagation delay nax to nbx or nbx to nax Output enable time to High and Low level Output disable time from High and Low Level NOTE: 1. All typical values are at V CC = 3.3V and T amb = 25 C. DC ELECTRICAL CHARACTERISTICS (2.5V 0.2V RANGE) MIN TYP 1 MAX LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 2.3V; I IK = 18mA V V OH High-level output voltage V CC = 2.3 to 3.6V; I OH = 100µA V CC 0.2 V CC = 2.3V; I OH = 8mA V CC = 2.3V; I OL = 100µA V OL Low-level output voltage V CC = 2.3V; I OL = 24mA 0.3 V I I Input leakage current V CC = 2.7V; V I = 5.5V V CC = 2.3V; I OL = 8mA 0.4 V CC = 2.7V; V I = V CC or GND Control pi 0.1 ±1 V CC = 0 or 2.7V; V I = 5.5V V CC = 2.7V; V I = V CC Data pi V µa V CC = 2.7V; V I = I OFF Off current V CC = 0V; V I or V O = 0 to 4.5V 0.1 ±100 µa Bus Hold current V CC = 2.3V; V I = 0.7V 90 I HOLD Data inputs 6 V CC = 2.3V; V I = 1.7V 10 I EX I PU/PD Current into an output in the High state when V O > V CC V O = 5.5V; V CC = 2.3V µa Power up/down 3-State output V CC 1.2V; V O = V to V CC ; V I = GND or V CC ; current 3 OE/OE = Don t care µa µa I CCH V CC = 2.7V; Outputs High, V I = GND or V CC, I O = I CCL Quiescent supply current V CC = 2.7V; Outputs Low, V I = GND or V CC, I O = ma I CCZ V CC = 2.7V; Outputs Disabled; V I = GND or V CC, I O = I CC Additional supply current per input pin 2 V CC = 2.3V to 2.7V; One input at V CC 0.6V, Other inputs at V CC or GND ma NOTES: 1. All typical values are at V CC = 2.5V and T amb = 25 C. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or GND 3. This parameter is valid for any V CC between 0V and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 2.5V ± 0.3V a traition time of 100µsec is permitted. This parameter is valid for T amb = 25 C only. 4. Unused pi at V CC or GND. 5. I CCZ is measured with outputs pulled up to V CC or pulled down to ground. 6. Not guaranteed Feb 13 5
7 DYNAMIC SWITCHING THRESHOLD Dynamic switching threshold is the change in V IH and V IL when the device is operated in various switching and output loading conditio. The cause of this variation is due to extra load placed on internal circuit structures. V IHD and V ILD are measures of the dynamic switching threshold. V IHD is the input high switching level when the device is heavily loaded. V ILD is the input low switching level when the device is heavily loaded. V ILD /V IHD vs V CC 3.0 Vild/Vihd vs V CC V ILD /V IHD vs Frequency Temp = 25 C 3.00 Vild/Vihd vs Frequency T = 25 C 2.5 Input Dynamic Threshold Voltage (V) 2.0 Vild Vihd Input Dynamic Threshold Voltage (V) Vild Vihd GROUND/V CC BOUNCE V OLP vs Temperature V OLP (V) V CC (V) SA Temperature ( C) SA00457 V OHV vs Temperature Frequency (MHz) SA00456 V OLP vs Capacitive Load V OLP (V) pF 150pF 270pF Capacitive Load (pf) SA00459 V OHV vs Capacitive Load V OHV (V) V OHV (V) Temperature ( C) SA pF 150pF Capacitive Load (pf) 270pF SA Feb 13 6
8 AC CHARACTERISTICS (2.5V 0.2V RANGE) GND = 0V; t R = t F = 2.5; C L = 50pF; R L = 500Ω; T amb = 40 C to +85 C. LIMITS SYMBOL PARAMETER WAVEFORM V CC = 2.5V 0.2V UNIT t PLH t PHL t PZH t PZL t PHZ t PLZ Propagation delay nax to nbx or nbx to nax Output enable time to High and Low level Output disable time from High and Low Level NOTE: 1. All typical values are at V CC = 2.5V and T amb = 25 C MIN TYP 1 MAX SKEW DATA t ps (Pin Skew or Traition Skew) t PS = t PHL t PLH V CC = 2.3 V CC = 2.5 V CC = 2.7 V CC = 3.0 V CC = 3.3 V CC = 3.6 UNITS t PS Max ps t OST = t P m t P n Where is any edge traition (high-to-low or low-to-high) measured between any two outputs (m or n) within any given device. V CC = 2.3 V CC = 2.5 V CC = 2.7 V CC = 3.0 V CC = 3.3 V CC = 3.6 UNITS t OST nan-nbn nbn-nan NOTE: One output switching, Temp = 25 C. ps t OSHL, t OSLH, (Common Edge Skew) t OSHL = t PHL max t PHL min (Output Skew for Low-to-High Traitio) t OSLH = t PLH max t PLH min (Output Skew for High-to-Low Traitio) V CC = 2.3 V CC = 2.5 V CC = 2.7 V CC = 3.0 V CC = 3.3 V CC = 3.6 UNITS t OSLH nan-nbn t OSHL nan-nbn t OSLH nbn-nan t OSHL nbn-nan NOTE: One output switching, Temp = 25 C. ps 1998 Feb 13 7
9 EXTENDED DATA TPHL vs TEMP V CC = 3.3V, one output switching TPLH vs NUMBER of OUTPUTS SWITCHING T = 25 C, 50pF/500 ohm load V CC = 2.3V TPHL (ns) TPLH (ns) V CC = 3.6V Temperature ( C) SA00449 TPLH vs TEMP V CC = 3.3V, one output switching TPLH (ns) Temperature ( C) TPLH vs OUTPUT LOAD Outputs also loaded with 500 ohms to ground, T= 25 C SA Number of Outputs Switching SA00452 TPHL vs NUMBER of OUTPUTS SWITCHING T = 25 C, 50pF/500 ohm load TPHL (ns) V CC = 2.3V V CC = 3.6V Number of Outputs Switching SA00453 TPHL vs OUTPUT LOAD Outputs also loaded with 500 ohms to ground, T= 25 C Outputs Swicthing TPLH (ns) Outputs Switching 1 Output Switching TPHL (ns) Output Switching pF 150pF 270pF Capacitive Load (F) SA pF 150pF Capacitive Load (pf) 270pF SA Feb 13 8
10 AC WAVEFORMS = V at V CC 3.0V, = V CC /2 at V CC 2.7V V X = V OL + 0.3V at V CC 3.0V, V X = V OL V at V CC 2.7V V Y = V OH 0.3V at V CC 3.0V, V Y = V OH 0.15V at V CC 2.7V An or Bn INPUT t PLH t PHL 3.0V or V CC whichever is less 0V OE INPUT 3.0V or V CC whichever is less t PZL t PLZ 6.0V or V CC x 2 0V Bn or An OUTPUT = V or V CC /2, whichever is less V OH V or V CC /2 Waveform 1. Input to Output Propagation Delays V OL SW00023 OUTPUT OUTPUT t PZH t PHZ V X V OL V OH V Y 0V SW00024 Waveform 2. 3-State Output Enable and Disable Times TEST CIRCUIT AND WAVEFORMS PULSE GENERATOR V IN V CC D.U.T. V OUT R L 6.0V or V CC x 2 Open GND NEGATIVE PULSE t W 90% 90% 10% 10% t THL (t F ) V IN 0V t TLH (t R ) R T C L Test Circuit for 3-State Outputs SWITCH POSITION TEST SWITCH R L POSITIVE PULSE t TLH (t R ) t THL (t F ) 90% 90% V IN 10% t 10% W 0V t PLZ/ t PZL 6V or V CC x 2 t PLH/ t PHL t PHZ /t PZH Open GND DEFINITIONS R L = Load resistor; see AC CHARACTERISTICS for value. C L = Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. FAMILY 74ALVT16 INPUT PULSE REQUIREMENTS Amplitude Rep. Rate t W t R t F 3.0V or V CC whichever is less 10MHz SW Feb 13 9
11 2.5V/3.3V ALVT 16-bit traceiver (3-State) SSOP48: plastic shrink small outline package; 48 leads; body width 7.5mm SOT Feb 13 10
12 2.5V/3.3V ALVT 16-bit traceiver (3-State) TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm SOT Feb 13 11
13 2.5V/3.3V ALVT 16-bit traceiver (3-State) Data sheet status Data sheet status Product status Definition [1] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please coult the most recently issued datasheet before initiating or completing a design. Definitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. Disclaimers Life support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California Telephone Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: Document order number: yyyy mmm dd 12
INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 May IC Data Handbook FEATURES Compares two 8-bit words in 6.5ns typical Expandable to any word length DESCRIPTION The is an expandable 8-bit comparator. It compares two words of
More informationINTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28
INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More information74ALVCH bit universal bus transceiver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24 FEATURES Complies with JEDEC standard no. 8-1A CMOS low power coumption Direct interface with TTL levels Current drive
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationINTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
More information74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)
INTEGRATED CIRCUITS 16-bit latched traceiver with dual enable Supersedes data of 1995 Sep 18 IC23 Data andbook 1998 Feb 27 FEATURES Two 8-bit octal traceivers with D-type latch ive iertion/extraction permitted
More information74F393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS 1988 Nov 01 IC15 Data Handbook FEATURES Two 4-bit binary counters Two Master Resets to clear each 4-bit counter individually PIN CONFIGURATION CPa 1 MRa 2 14 13 V CC CPb DESCRIPTION
More informationINTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook
INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground
More informationINTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook
INTEGRATED CIRCUITS 1-of-16 decoder/demultiplexer 1990 Jan 08 IC15 Data Handbook Decoder/demultiplexer FEATURES 16-line demultiplexing capability Mutually exclusive outputs 2-input enable gate for strobing
More information74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More informationINTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook
INTEGRATED CIRCUITS F0, F0 0 Sep IC5 Data Handbook F0/0 FEATURES High capacitive drive capability Choice of configuration Corner V CC and GND F0 Center V CC and GND F0 Typical propagation delay of.5ns
More information74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)
INTEGRATED CIRCUITS 9-bit dual latch traceiver with 8-bit parity Supersedes data of 993 Oct 4 IC23 Data andbook 998 Jan 6 9-bit dual latch traceiver with 8-bit parity FEATURES Symmetrical (A and B bus
More information74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
More information74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
More information74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior
More informationINTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS -Input NAND gate 1991 Feb 0 IC05 Data Handbook TPE TPICAL PROPAGATION DELA TPICAL SUPPL CURRENT (TOTAL) 5.0ns 0.5mA PIN CONFIGURATION A 1 B 2 14 13 V CC NC ORDERING INFORMATION C 3
More information74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies
More information74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
More informationINTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors
INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See
More informationINTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook
INTEGRATED CIRCUITS 1996 Jul 03 IC05 Data Handbook FEATURES Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding DESCRIPTION The decoder accepts three
More informationINTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors
INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words
More information3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state
with 30 Ω termination resistors; 3-state Rev. 03 17 January 2005 Product data sheet 1. General description 2. Features The is a high performance BiCMOS product designed for V CC operation at 3.3 V. The
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More informationDATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit D-type transparent latch with 5 V Supersedes data of 2002 Oct 02 2003 Dec 08 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More information74LVC573 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More information74LV373 Octal D-type transparent latch (3-State)
INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts
More information74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.
Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).
More informationQuad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More information74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state
Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More informationDATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state Supersedes data of 1998 Mar 17 2003 Dec 12 FEATURES 5 V tolerant inputs/outputs for interfacing
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More information74HC1G125; 74HCT1G125
Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state
More informationOctal buffer/line driver (3-State)
FEATURES Octal bus interface Functio similar to the ABT4 Provides ideal interface and increases fan-out of MOS Microprocessors Efficient pinout to facilitate PC board layout 3-State buffer outputs sink
More information74ALVT V/3.3V 16-bit transparent D-type latch (3-State) INTEGRATED CIRCUITS
INTGRAT CIRCUITS 2.V/3.3V 16-bit traparent -type latch (3-State) Supersedes data of 1998 Feb 13 IC23 ata andbook 1999 Oct 18 2.V/3.3V 16-bit traparent -type latch (3-State) FATURS 16-bit traparent latch
More informationCONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC
9-bit -type flip-flop with reset and enable FEATUES High speed parallel registers with positive edge-triggered -type flip-flops Ideal where high speed, light loading, or increased fan-in are required with
More information74HC244; 74HCT244. Octal buffer/line driver; 3-state
Rev. 03 22 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).
More informationHex inverting Schmitt trigger with 5 V tolerant input
Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible
More informationPHILIPS 74LVT transparent D-type latch datasheet
PIIPS transparent -type latch datasheet http://www.manuallib.com/philips/74lvt162373-transparent-d-type-latch-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 3.3 V.
More information74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs
74LCX841 Low oltage 10-Bit Traparent Latch with 5 Tolerant Inputs and Outputs General Description The LCX841 coists of ten latches with 3-STATE outputs for bus organized system applicatio. The device is
More information74ABT16373B 74ABTH16373B 16-bit transparent latch (3-State)
INTGRAT CIRCUITS Supersedes data of 1995 Aug 03 IC23 ata andbook 1998 Feb 27 FATURS 16-bit traparent latch Multiple V CC and GN pi minimize switching noise Power-up 3-State ive iertion/extraction permitted
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device
More informationUNISONIC TECHNOLOGIES CO., LTD U74HC244
UNISONIC TECHNOLOGIES CO., LTD OCTAL BUFFER AND LINE DRIVER WITH 3-STATE OUTPUT DESCRIPTION DIP-20 The are octal buffer and line drivers with non-inverting 3-state outputs. When n OE is High, the outputs
More information74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger
INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts
More informationOctal bus transceiver; 3-state
Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive
More information74VHC573 Octal D-Type Latch with 3-STATE Outputs
74HC573 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: March 1993 Revised April 1999 The HC573 is an advanced high speed CMOS octal latch with 3-STATE output fabricated with
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More informationGTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls
August 1998 Revised January 2005 GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Traceiver with High Drive GTLP and Individual Byte Controls General Description The GTLP16T1655 is a 16-bit universal bus traceiver
More information8-bit serial-in/parallel-out shift register
Rev. 03 4 February 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164.
More information74VHC373 Octal D-Type Latch with 3-STATE Outputs
74HC373 Octal D-Type Latch with 3-STATE Outputs General Description Ordering Code: February 1993 Revised April 1999 The HC373 is an advanced high speed CMOS octal D- type latch with 3-STATE output fabricated
More informationUNISONIC TECHNOLOGIES CO., LTD U74LVC1G125
UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More information74VHCT373A Octal D-Type Latch with 3-STATE Outputs
Octal D-Type Latch with 3-STATE Outputs General Description The VHCT373A is an advanced high speed CMOS octal D- type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves
More information74HC257; 74HCT257. Quad 2-input multiplexer; 3-state
Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has four identical 2-input multiplexers with
More information74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs
November 1992 Revised April 2005 74HC245 Octal Bidirectional Traceiver with 3-STATE Outputs General Description The HC245 is an advanced high speed CMOS octal bus traceiver fabricated with silicon gate
More informationTC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX244F/FW/FT/FK TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK Low-Voltage Octal Bus Buffer with 5-V Tolerant Inputs and Outputs The
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be
More information74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs
February 2001 Revised October 2001 74LCXH162374 Low oltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs General Description The LCXH162374 contains sixteen non-inverting D-type
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More information74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs General Description The LVX374 is a high-speed, low-power octal D-type flipflop featuring separate D-type inputs for each flip-flop and 3-STATE outputs
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More information74AHC2G126; 74AHCT2G126
Rev. 04 27 pril 2009 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC2G126 and 74HCT2G126 are high-speed Si-gate CMOS devices. They provide a dual non-inverting buffer/line
More information74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03 24 January 2006 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23
INTEGRTED CIRCUITS DT SHEET Supersedes data of 993 Sep 0 2003 Jul 23 FETURES Complies with JEDEC standard no. 8- ESD protection: HBM EI/JESD22-4- exceeds 2000 V MM EI/JESD22-5- exceeds 200 V. Specified
More information74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state
Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with
More information74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state
Rev. 2 16 March 2015 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.
More informationThe 74LV08 provides a quad 2-input AND function.
Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0
More information74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.
Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They
More informationHEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder
Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is
More information74VHC125 Quad Buffer with 3-STATE Outputs
74VHC125 Quad Buffer with 3-STATE Outputs General Description The VHC125 contai four independent non-inverting buffers with 3-STATE outputs. It is an advanced high-speed CMOS device fabricated with silicon
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More informationTC74VHC573F,TC74VHC573FW,TC74VHC573FT,TC74VHC573FK
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74VHC573F/FW/FT/FK TC74VHC573F,TC74VHC573FW,TC74VHC573FT,TC74VHC573FK Octal -Type Latch with 3-State Output The TC74VHC573 is an advanced high
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More informationOctal buffer/line driver; 3-state
Rev. 4 1 March 2016 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC244 and 74HCT244. The is an octal non-inverting buffer/line
More information74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting
Rev. 3 9 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable
More informationThe 74LV32 provides a quad 2-input OR function.
Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.
More information74LVT244B; 74LVTH244B
Rev. 4 14 June 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number 74LVT244BD 74LVTH244BD 74LVT244BDB 74LVTH244BDB 74LVT244BPW
More informationTC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74VHC574F/FW/FT/FK TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK Octal -Type Flip Flop with 3-State Output The TC74VHC574 is advanced high
More information74AVC20T245-Q General description. 2. Features and benefits
20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 7 April 2016 Product data sheet 1. General description The is a 20 bit, dual supply transceiver that enables
More informationTC74HC373AP,TC74HC373AF,TC74HC373AFW
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC373AP/AF/AFW TC74HC373AP,TC74HC373AF,TC74HC373AFW Octal D-Type Latch with 3-State Output The TC74HC373A is a high speed CMOS OCTAL LATCH
More information74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.
Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0
More information74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting
Rev. 5 2 February 2016 Product data sheet 1. General description The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn causes the outputs
More information14-stage binary ripple counter
Rev. 01 29 November 2005 Product data sheet 1. General description 2. Features 3. pplications he is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC4020 and 74HC4020.
More information74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:
Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate
More information74FR244 Octal Buffer/Line Driver with 3-STATE Outputs
74FR244 Octal Buffer/Line Driver with 3-STATE Outputs General Description The 74FR244 is a non-inverting octal buffer and line driver designed to be employed as memory and address driver, clock driver
More information74HC126; 74HCT126. Quad buffer/line driver; 3-state
Rev. 3 22 September 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad buffer/line driver with 3-state outputs controlled by the output enable
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES
More information74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state
Rev. 5 17 November 2011 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications.
More information74HC365; 74HCT365. Hex buffer/line driver; 3-state
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits The is a hex buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.
INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds
More information74HC541; 74HCT541. Octal buffer/line driver; 3-state
Rev. 4 3 March 2016 Product data sheet 1. General description 2. Features and benefits The is an octal non-inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1
More information