Physics of Nanoscale Transistors

Size: px
Start display at page:

Download "Physics of Nanoscale Transistors"

Transcription

1 Physics of Nanoscale ransistors Mark Electrical and Computer Engineering University, West Lafayette, IN 1. Introduction 2. he Ballistic MOSFE 3. Scattering heory of the MOSFE 4. Beyond the Si MOSFE 5. Summary additional information at: Acknowledgements collaborators: Professor Supriyo Datta, Jing Guo, Sayed Hasan, Zhibin Ren, Jung-Hoon Rhew, Anisur Rahman, Ramesh Venugopal, Jing Wang sponsors: NSF, SRC MARCO Focus Center on Materials, Devices Structures ARO DURIN Indiana 21st Century Research and echnology Fund

2 1. Introduction Molecular FEs? Drain MOSFE CNFE Bachtold, et al., Science, Nov Source G A E 1. Introduction Gate Source Drain V D - qv DS 1) self-consistent electrostatics 2) transport

3 1. Introduction Source Gate V D + F F DS Q= Q ( E ) + Q ( E qv ) + D F F DS I = I ( E ) I ( E qv ) - qv DS Drain E(k) Q= CGSVGS + CDSVDS (electrostatics) - qv DS -k Q ( E qv ) F DS I ( E qv ) F DS + +k Q ( E qv ) + F DS I ( E qv ) F DS 1. Introduction Gate Qx Source V D at x = qv DS Drain x Q() 0 C V + C V C C GS DS C GS GS GD GD ox << C GS (constant) Q() 0 C V V ox GS 1) Compute Q(V GS,V DS ) 2) Determine 3) Compute I D

4 1. Introduction Now let s see how these ideas work out for MOSFEs 1. Introduction nanomos simulations V G effective mass Hamiltonian V S V D t ox = 0.6 nm L=10nm t Si = 3 nm energy (ev) position (nm) Z. Ren, R. Venugopal, S. Datta, and M., IEDM, 2001

5 1. Introduction energy band diagrams (a) (b) V GS V GS V DS =0.05 V DS =0.6 (c) V DS. V DS (d) V GS =0.05 V GS = Introduction energy band diagrams ε 2 y z x Energy (ev) ε 1 ε 2 ε 1 E C (z) z

6 1. Introduction transport V GS =V DS =0.6 z x y 2D Electrostatics Strong off-equilibrium transport Scattering 2. he Ballistic MOSFE Natori s theory E(k) Gate -qv DS Source Drain V GS linear current ε 1 (x) I DS E(k) -qv DS V DS on-current ε 1 (x)

7 n (E ) 2. he Ballistic MOSFE... thermionic emission Q i (0) V G x f - + Small V DS y f e ~ e o large V DS small V DS Eε 1 C (x) n (E ) E kb m x kb = / * υ 2 / 2 f υ x Large V DS + υ x 2. he Ballistic MOSFE... charge control in a well-tempered MOSFE Q i (0) C ox (V GS - V ) VG f Small V DS y x small V DS large V DS ε 1 (x) - f + + υ x Large V DS υ x

8 2. he Ballistic MOSFE... numerical solution of the ballistic BE ε 1 vs. x for V GS = 0.5V f (k x, k y ) ε 1 (ev) ---> Increasing V DS J.-H. Rhew, University 2. he Ballistic MOSFE... charge control ε 1 vs. x for V GS = 0.5V ε 1 (ev) ---> Increasing V DS Q inv (0) ---> Q inv (0) X (nm) ---> V DS (V) ---> i) Q i (0) constant

9 2. he Ballistic MOSFE... ε 1 vs. x for V GS = 0.5V i) Q i (0) constant ii) <υ(0)> --> υ ε 1 (ev) ---> Increasing V DS υ ave (10 7 cm/s) ---> Increasing V DS X (nm) ---> X (nm) ---> 2. he Ballistic MOSFE... ε 1 vs. x for V GS = 0.5V velocity saturation in a ballistic FE i) Q i (0) constant ii) <υ(0)> --> υ ε 1 (ev) ---> Increasing V DS υ inj (10 7 cm/s) ---> υ(0) X (nm) ---> υ() 0 υ V DS --->

10 2. he Ballistic MOSFE... I F1/ 2( ηf UDS) 1 F1/ 2( ηf ) = WQ( V ) υ F UI F 0( η DS + ) 1 F0 ( ηf ) DS i GS I ( on) = W C υ V V DS ox GS I DS quantum conductance G = M 2e 2 /h ( V V ) α G V DS 2. he Ballistic MOSFE... comparison with measurements... L eff = 115/125 nm technology NMOS: ~ 50% of limit PMOS: ~ 33% of limit measured ballistic (with measured Rs) F. Assad, et al. (1999 IEDM) G. imp, J. Bude, et al., (1999 IEDM) D. Rumsey (ECHON 2000) A. Lochtefeld, D. Antoniadis (EDL, Feb 2001)

11 3. Scattering heory of the MOSFE... ε 1 (ev) ---> Increasing V DS υ inj (10 7 cm/s) ---> ballistic scattering ballistic scattering X (nm) ---> V DS ---> J Q i constant C ox (V GS - V ) I 3. Scattering heory of the MOSFE... - qv DS J = n υ J = ( 1 ) J + + J ball I Wq J J D = Q( V ) = F1/ 2( ηf UDS) 1 F F = WQ V 1/ 2( η ) υ F F UDS η 1 2 F0 ( ηf ) DS i GS J + i GS ( + ) qj ( + J ) υ +

12 3. Scattering heory of the MOSFE... Landauer/McKelvey model NEGF simulation I = WC V V DS ox GS υ 2 F1/ 2( ηf UDS) 1 F1/ 2( ηf ) F1/ 2( ηf ) η F ηf U DS ln( 1 + e ) ln( 1 e ) ηf 2 ln( 1 + e ) V (, V ) GS DS I DS (µa/µm) 0.1 V DS (V) ballistic 0.6 inelastic scattering a (1-)a 3. Scattering heory of the MOSFE... computing : low V DS x L λ0 = a L + λ υ IDS = WCox V V V k q / I = µ C B W L + GS DS V V V DS eff ox GS DS λ 0 0

13 3. Scattering heory of the MOSFE... computing : high V DS first scattering event E i E b energy? X qv(x) p p y p i p p x ε 1 (x) position, x x 1 longitudinal energy 2 12mυ > qv( x 1 ) x 3. Scattering heory of the MOSFE... computing : high V DS 1 1- ε 1 (x) l mobility is important for nanoscale FEs P(x 1 ): probability of returning to the source after scattering first at x 1 ( E E ) x 1 < l P(x 1 ) large i b x 1 > P(x 1 ) small qv() l E E l i λo l + λ o b

14 3. Scattering heory of the MOSFE... Landauer/McKelvey model I = WC υ ( V V 2 ) 0.6 I = WC V V D ox GS I D 0.1 υ / 2 ID = WCox V V V k q / B V DS GS DS DS ox GS υ 2 F1/ 2( ηf UDS) 1 F 1/ 2( ηf ) η F U DS ln( + e ) 2 ηf ln( 1 + e ) λo = l + λ o transmission theory provides a clear picture of MOSFEs at the scaling limit: -source velocity is limited by thermal injection -velocity saturation occurs at the source -the scattering that matters occurs near the source - mobility is relevant to nanoscale MOSFEs

15 4. Beyond the Si MOSFE... 1) MOSFE V G 3) CNFE V S V D Bachtold, et al., Science, Nov ) SBFE V S V G V D Drain G A E 4) Molecular FEs? Source 4. Beyond the Si MOSFE... the Schottky barrier MOSFE V G V S V D off-state t ox = 0.6 nm t si = 3 nm 12 nm Jing Guo () on-state

16 4. Beyond the Si MOSFE... the Schottky barrier MOSFE equivalent MOSFE = 025. ev = 00. ev = 01. ev 4. Beyond the Si MOSFE... the Schottky barrier MOSFE MOSFE SBFE = 025. ev = 01. ev = 00. ev = 025. ev

17 4. Beyond the Si MOSFE... the Schottky barrier MOSFE E(k) E(k) -qv DS -qv DS MOSFE SBFE < 0 4. Beyond the Si MOSFE... the CNFE graphene (n, m) carbon nanotube k C= 2π q C= na + ma 1 2 E (n-m) = multiple of 3 (n-m) multiple of 3 E E k y k y k y k x k x k x

18 4. Beyond the Si MOSFE... the CNFE coaxial geometry planar geometry CNFE V S V G V D insulator gate 1 nm κ=4 Gate 4. Beyond the Si MOSFE... the CNFE D = 1 nm t ins = 1 nm κ ins = 4 V DD = 0.4

19 5. Summary Essential physics of nanoscale transistors is controlled by: -electrostatics -state filling -transmission ransmission theory provides insights into nanoscale MOSFE physics -velocity saturation at the source -importance of scattering near the source -relevance of mobility he performance of transistors based on charge control is largely material-independent

Simple Theory of the Ballistic Nanotransistor

Simple Theory of the Ballistic Nanotransistor Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance

More information

A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors

A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors Jing Guo, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University, West Lafayette,

More information

Lecture 35: Introduction to Quantum Transport in Devices

Lecture 35: Introduction to Quantum Transport in Devices ECE-656: Fall 2011 Lecture 35: Introduction to Quantum Transport in Devices Mark Lundstrom Purdue University West Lafayette, IN USA 1 11/21/11 objectives 1) Provide an introduction to the most commonly-used

More information

Electrostatics of Nanowire Transistors

Electrostatics of Nanowire Transistors Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS

More information

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport 2011 Workshop on Compact Modeling Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport Christian Enz 1,2, A. Mangla 2 and J.-M. Sallese 2 1) Swiss Center for Electronics

More information

Theory of Ballistic Nanotransistors

Theory of Ballistic Nanotransistors IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 9, SEPTEMBER 2003 1853 Theory of Ballistic Nanotransistors Anisur Rahman, Jing Guo, Supriyo Datta, Fellow, IEEE, and Mark S. Lundstrom, Fellow, IEEE

More information

ECE 305: Fall MOSFET Energy Bands

ECE 305: Fall MOSFET Energy Bands ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals

More information

Ultra-Scaled InAs HEMTs

Ultra-Scaled InAs HEMTs Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche 1, Gerhard Klimeck 1, Dae-Hyun Kim 2,3, Jesús. A. del Alamo 2, and Mathieu Luisier 1 1 Network for Computational ti Nanotechnology and Birck

More information

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC) Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne

More information

Essential Physics of Carrier Transport in Nanoscale MOSFETs

Essential Physics of Carrier Transport in Nanoscale MOSFETs IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 1, JANUARY 2002 133 Essential Physics of Carrier Transport in Nanoscale MOSFETs Mark Lundstrom, Fellow, IEEE, and Zhibin Ren Abstract The device physics

More information

NANOSCALE MOSFETS: PHYSICS, SIMULATION AND DESIGN

NANOSCALE MOSFETS: PHYSICS, SIMULATION AND DESIGN NANOSCALE MOSFETS: PHYSICS, SIMULATION AND DESIGN A Thesis Submitted to the Faculty of Purdue University by Zhibin Ren In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy

More information

A Compact Scattering Model for the Nanoscale Double-Gate MOSFET

A Compact Scattering Model for the Nanoscale Double-Gate MOSFET A Compact Scattering Model for the Nanoscale Double-Gate MOSET Anisur Rahman and Mark S. Lundstrom School of Electrical and Computer Engineering Purdue University West Lafayette, n 4797-185 ndex Terms:

More information

Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M.

Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Mominuzzaman Department of Electrical and Electronic Engineering, Bangladesh

More information

Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects

Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 6-1-2007 Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy

More information

Computational Model of Edge Effects in Graphene Nanoribbon Transistors

Computational Model of Edge Effects in Graphene Nanoribbon Transistors Nano Res (2008) 1: 395 402 DOI 10.1007/s12274-008-8039-y Research Article 00395 Computational Model of Edge Effects in Graphene Nanoribbon Transistors Pei Zhao 1, Mihir Choudhury 2, Kartik Mohanram 2,

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Henok Abebe The Service USC Viterbi School of Engineering Information Sciences Institute Collaborator Ellis Cumberbatch

More information

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation

More information

Lecture 8: Ballistic FET I-V

Lecture 8: Ballistic FET I-V Lecture 8: Ballistic FET I-V 1 Lecture 1: Ballistic FETs Jena: 61-70 Diffusive Field Effect Transistor Source Gate L g >> l Drain Source V GS Gate Drain I D Mean free path much shorter than channel length

More information

Enhanced Mobility CMOS

Enhanced Mobility CMOS Enhanced Mobility CMOS Judy L. Hoyt I. Åberg, C. Ni Chléirigh, O. Olubuyide, J. Jung, S. Yu, E.A. Fitzgerald, and D.A. Antoniadis Microsystems Technology Laboratory MIT, Cambridge, MA 02139 Acknowledge

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors

A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors Jing Wang *, Eric Polizzi **, Avik Ghosh *, Supriyo Datta * and Mark Lundstrom * * School of Electrical and Computer

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International

More information

Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors

Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors Neophytos Neophytou, Jing Guo* and Mark Lundstrom School of ECE, Purdue University, West Lafayette, IN, 47907 *Department of ECE,

More information

ECE-305: Spring 2016 MOSFET IV

ECE-305: Spring 2016 MOSFET IV ECE-305: Spring 2016 MOSFET IV Professor Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA lundstro@purdue.edu Lundstrom s lecture notes: Lecture 4 4/7/16 outline

More information

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order

More information

Lecture 9. Strained-Si Technology I: Device Physics

Lecture 9. Strained-Si Technology I: Device Physics Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,

More information

Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study

Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study JNS 2 (2013) 477-483 Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study Z. Ahangari *a, M. Fathipour b a Department of Electrical

More information

The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day

The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day Peizhen Yang 1, W.S. Lau 1, Seow Wei Lai 2, V.L. Lo 2, S.Y. Siah 2 and L. Chan 2 3 1 Nanyang

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

CARBON NANOTUBE ELECTRONICS: MODELING, PHYSICS, AND APPLICATIONS. A Thesis. Submitted to the Faculty. Purdue University. Jing Guo

CARBON NANOTUBE ELECTRONICS: MODELING, PHYSICS, AND APPLICATIONS. A Thesis. Submitted to the Faculty. Purdue University. Jing Guo 0 CARBON NANOTUBE ELECTRONICS: MODELING, PHYSICS, AND APPLICATIONS A Thesis Submitted to the Faculty of Purdue University by Jing Guo In Partial Fulfillment of the Requirements for the Degree of Doctor

More information

Subbands and quantum confinement

Subbands and quantum confinement Ballistic nanotransistors Modeled on analysis by Mark Lundstrom C, Purdue. Unless otherwise indicated, all images are his. nteresting hybrid of classical transistor behavior, quantum confinement effects,

More information

Electrical Characteristics of Multilayer MoS 2 FET s

Electrical Characteristics of Multilayer MoS 2 FET s Electrical Characteristics of Multilayer MoS 2 FET s with MoS 2 /Graphene Hetero-Junction Contacts Joon Young Kwak,* Jeonghyun Hwang, Brian Calderon, Hussain Alsalman, Nini Munoz, Brian Schutter, and Michael

More information

Semi-analytical model for Schottky-barrier carbon nanotube and graphene nanoribbon transistors

Semi-analytical model for Schottky-barrier carbon nanotube and graphene nanoribbon transistors Semi-analytical model for Schottky-barrier carbon nanotube and graphene nanoribbon transistors Xuebei Yang, Gianluca Fiori, Giuseppe Iannaccone, and Kartik Mohanram Department of Electrical and Computer

More information

Practice 3: Semiconductors

Practice 3: Semiconductors Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given

More information

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),

More information

Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects

Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects Sebastien Martinie, Daniela Munteanu, Gilles Le Carval, Jean-Luc Autran To

More information

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier

More information

Performance Analysis of Ultra-Scaled InAs HEMTs

Performance Analysis of Ultra-Scaled InAs HEMTs Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

Quantum Capacitance in Nanoscale Device Modeling. Abstract

Quantum Capacitance in Nanoscale Device Modeling. Abstract Quantum Capacitance in Nanoscale Device Modeling D.L. John, L.C. Castro, and D.L. Pulfrey Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC V6T 1Z4, Canada

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the

More information

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002 6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading

More information

Lecture #25. Due in class (5 PM) on Thursday May 1 st. 20 pt penalty for late submissions, accepted until 5 PM on 5/8

Lecture #25. Due in class (5 PM) on Thursday May 1 st. 20 pt penalty for late submissions, accepted until 5 PM on 5/8 ecture #5 Design Project: Due in class (5 PM on hursday May 1 st 0 pt penalty for late submissions, accepted until 5 PM on 5/8 Your J design does not need to meet the performance specifications when and

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Electrostatics of nanowire transistors

Electrostatics of nanowire transistors Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 12-1-2003 Electrostatics of nanowire transistors Jing Guo Jing Wang E. Polizzi Supriyo Datta Birck Nanotechnology

More information

THE CARRIER velocity in a MOSFET channel near the

THE CARRIER velocity in a MOSFET channel near the 994 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 4, APRIL 2012 On the Interpretation of Ballistic Injection Velocity in Deeply Scaled MOSFETs Yang Liu, Mathieu Luisier, Amlan Majumdar, Dimitri A.

More information

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis

More information

The Devices. Devices

The Devices. Devices The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors

More information

3D Simulation of coaxial carbon nanotube field effect transistor

3D Simulation of coaxial carbon nanotube field effect transistor 3D Simulation of coaxial carbon nanotube field effect transistor Dinh Sy Hien, Nguyen Thi Luong, Thi Tran Anh Tuan and Dinh Viet Nga HCM University of Natural Sciences, 7 Nguyen Van Cu Street, 5 District,

More information

Lecture 3: Transistor as an thermonic switch

Lecture 3: Transistor as an thermonic switch Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium

More information

nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.

nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

Projected Performance Advantage of Multilayer Graphene Nanoribbon as Transistor Channel Material

Projected Performance Advantage of Multilayer Graphene Nanoribbon as Transistor Channel Material Projected Performance Advantage of Multilayer Graphene Nanoribbon as Transistor Channel Material Yijian Ouyang 1, Hongjie Dai 2, and Jing Guo 1 1 Department of Electrical and Computer Engineering, University

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

NOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS

NOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS International Journal of Modern Physics B Vol. 23, No. 19 (2009) 3871 3880 c World Scientific Publishing Company NOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS RAHIM FAEZ Electrical Engineering

More information

Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner

Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner Integrated Systems Laboratory ETH Zurich, Switzerland Outline Motivation Electron

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

Nanoscale CMOS Design Issues

Nanoscale CMOS Design Issues Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2011.138 Graphene Nanoribbons with Smooth Edges as Quantum Wires Xinran Wang, Yijian Ouyang, Liying Jiao, Hailiang Wang, Liming Xie, Justin Wu, Jing Guo, and

More information

EE410 vs. Advanced CMOS Structures

EE410 vs. Advanced CMOS Structures EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband Application

Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband Application Engineering, 2017, 9, 22-35 http://www.scirp.org/journal/eng ISSN Online: 1947-394X ISSN Print: 1947-3931 Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband

More information

The Prospects for III-Vs

The Prospects for III-Vs 10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials

More information

Projected Performance Advantage of Multilayer Graphene Nanoribbons as a Transistor Channel Material

Projected Performance Advantage of Multilayer Graphene Nanoribbons as a Transistor Channel Material 1Nano Res (2010) 3: 8 15 DOI 10.1007/s12274-010-1002-8 Research Article Projected Performance Advantage of Multilayer Graphene Nanoribbons as a Transistor Channel Material Yijian Ouyang 1 ( ), Hongjie

More information

Understanding the effect of n-type and p-type doping in the channel of graphene nanoribbon transistor

Understanding the effect of n-type and p-type doping in the channel of graphene nanoribbon transistor Bull. Mater. Sci., Vol. 39, No. 5, September 2016, pp. 1303 1309. DOI 10.1007/s12034-016-1277-9 c Indian Academy of Sciences. Understanding the effect of n-type and p-type doping in the channel of graphene

More information

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn

More information

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices C-305: Fall 2017 Metal Oxide Semiconductor Devices Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel lectrical and Computer ngineering Purdue

More information

Application II: The Ballistic Field-E ect Transistor

Application II: The Ballistic Field-E ect Transistor Chapter 1 Application II: The Ballistic Field-E ect Transistor 1.1 Introduction In this chapter, we apply the formalism we have developed for charge currents to understand the output characteristics of

More information

Long-channel MOSFET IV Corrections

Long-channel MOSFET IV Corrections Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components

More information

Towards Multi-Scale Modeling of Carbon Nanotube Transistors. Abstract

Towards Multi-Scale Modeling of Carbon Nanotube Transistors. Abstract Towards Multi-Scale Modeling of Carbon Nanotube Transistors Jing Guo, Supriyo Datta, and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University West Lafayette, IN 47907 M. P. Anantam

More information

Device Simulation of SWNT-FETs

Device Simulation of SWNT-FETs Device Simulation of SWNT-FETs Jing Guo 1 and Mark Lundstrom 2 1 Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, 32611 2 School of Electrical and Computer Engineering,

More information

Carbon Nanotube Electronics

Carbon Nanotube Electronics Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.

More information

Simulating Quantum Transport in Nanoscale Transistors: Real versus Mode-Space Approaches. Abstract

Simulating Quantum Transport in Nanoscale Transistors: Real versus Mode-Space Approaches. Abstract Simulating Quantum Transport in Nanoscale Transistors: Real versus Mode-Space Approaches R. Venugopal, Z. Ren, S. Datta, and M. S. Lundstrom School of Electrical and Computer Engineering, Purdue University,

More information

A Quantum Mechanical Analysis of Channel Access Geometry and Series Resistance in nanoscale transistors. Abstract

A Quantum Mechanical Analysis of Channel Access Geometry and Series Resistance in nanoscale transistors. Abstract A Quantum Mechanical Analysis of Channel Access Geometry and Series Resistance in nanoscale transistors R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom School of Electrical and Computer Engineering,

More information

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Quantum-size effects in sub-10 nm fin width InGaAs finfets Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop

More information

A comparative study of quantum gates and classical logic gates implemented using Solid-State Double-Gate Nano-MOSFETs

A comparative study of quantum gates and classical logic gates implemented using Solid-State Double-Gate Nano-MOSFETs Int. J. Nanoelectronics and Materials 9 (2016) 123-132 A comparative study of quantum gates and classical logic gates implemented using Solid-State Double-Gate Nano-MOSFETs Ooi Chek Yee 1*, Lim Soo King

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Supplementary Figures

Supplementary Figures Supplementary Figures 10 2 l mfp = 1nm, L=400nm E 10 4,norm 10 6 0 E Fs 10 8 10 10 0 0.2 0.4 Φ [ev] (a) (b) Supplementary fig.1: (a) definitions of the annel potential ( Φ ), Sottky barrier height ( Φ

More information

Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions

Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 9-1-2003 Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and

More information

Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures

Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures 1 Milad Abtin, 2 Ali Naderi 1 Department of electrical engineering, Masjed

More information

Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits

Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits Saibal Mukhopadhyay 1, Keunwoo Kim, Ching-Te Chuang, and Kaushik Roy 1 1 Dept. of ECE, Purdue University, West

More information

Scattering Theory of Carrier Transport in Semiconductor Devices

Scattering Theory of Carrier Transport in Semiconductor Devices Scattering Theory of Carrier Transport in Semiconductor Devices Mark Lundstrom, Carl Huster, Kausar Banoo, and Ramesh Venugopal Purdue University School of Electrical and Computer Engineering West Lafayette,

More information

Lecture 11: MOSFET Modeling

Lecture 11: MOSFET Modeling Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,

More information

Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology

Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology Robert Chau, Justin Brask, Suman Datta, Gilbert Dewey, Mark Doczy, Brian Doyle, Jack

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments

Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 7-2009 Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments Neophytou Neophytos

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

Charge transport in Disordered Organic Semiconductors. Eduard Meijer Dago de Leeuw Erik van Veenendaal Teun Klapwijk

Charge transport in Disordered Organic Semiconductors. Eduard Meijer Dago de Leeuw Erik van Veenendaal Teun Klapwijk Charge transport in Disordered Organic Semiconductors Eduard Meijer Dago de Leeuw Erik van Veenendaal eun Klapwijk Outline Introduction: Ordered vs. Disordered semiconductors he field-effect transistor

More information