Charge-Pump Phase-Locked Loops
|
|
- Emma Powell
- 6 years ago
- Views:
Transcription
1 Phase-Locked Loos Charge-Pum Phase-Locked Loos Ching-Yuan Yang National Chung-Hsing University Deartment of Electrical Engineering
2 Concetual oeration of a hase-frequency detector (PFD) PFD 5- Ching-Yuan Yang / EE, NCHU
3 Phase detector : PFD three-state PD A B A B A A State State State Q A Q A A Q A = Q B = 0 Q A = 0 Q B = 0 Q A = 0 Q B = B Q B Q B B B A A State diagram B Q A B Q A Q B Q B Timing diagram 5- Ching-Yuan Yang / EE, NCHU
4 - mlementation of PFD nut-outut characteristic: PFD followed by low-ass filters: 5-3 Ching-Yuan Yang / EE, NCHU
5 - Phase detector : PFD When locked, the hase difference is 0 degree Outut voltage indeendent on the inut signal amlitudes Outut voltage indeendent on the inut duty cycles Wide linear range (Wide lock range) Discriminate frequency difference Use caully for Data/Clock Recovery PLL - Hybrid PLL (Analog PLL + Digital PLL) Dead Zone roblem Due to finite gate delay ntroduce large jitter or oor hase noise 5-4 Ching-Yuan Yang / EE, NCHU
6 Charge-um PLL Phase/Frequency Detector Charge Pum Loo Filter VCO Vi R V U D i R,C Vcont Kv Vout Why charge um PLL? Advantages No active comonent for zero steady state hase error Large frequency and hase cature range Digital outut (full CMOS swing) Simle and robust design Discrete time analysis Disadvantages Slow comaring with analog PLL May create dead zone roblem Noisy 5-5 Ching-Yuan Yang / EE, NCHU
7 Addition of zero to charge-um PLL ( nd order) PFD V DD P D Q u S V in rst i e Loo Filter V cont VCO V out D rst Q dn S R C V DD P Oen-loo transfer function out P KVCO ( s) R a zero at s z = /(R C ). in Cs s oen Closed-loo transfer function H( s) n P K C VCO R CK P VCO s P K C P K VCO VCO R s P C and decay time constant R C s K VCO 4 n R K VCO 5-6 Ching-Yuan Yang / EE, NCHU
8 Comensated tye PLL PFD V DD P D Q u S V in rst i e Loo Filter V cont VCO V out i e P t D rst Q dn S R C Vcont P V DD P t Critical drawback : Since the charge um drives the series combination of R P and C P, each time a current is injected into the loo filter, the control voltage exeriences a large jum. n lock condition, the mismatches between and and charge injection and clock feedthrough of S and S introduce voltage jums in V cont. The resulting rile severely disturbs the VCO, corruting the outut hase. 5-7 Ching-Yuan Yang / EE, NCHU
9 PLL frequency synthesizer using dividers n the locked state: F VCO = N F R, N F VCO / N = F X / R = F R 5-8 Ching-Yuan Yang / EE, NCHU
10 Linear model of 3 rd -order PLLs with nd -order loo filter PFD/CP Loo Filter VCO e div K PD Z LF (s) K vco s o Main Divider N PLL hase transfer functions: Forward-loo gain Reverse-loo gain Oen-loo gain Closed-loo gain o K PDZ LF ( s) K G( s) e s div ( s) o N div K PDZ LF ( s) K ( s) G( s) e Ns o G( s) ( s) G( s) vco vco 5-9 Ching-Yuan Yang / EE, NCHU
11 - nd -order assive filter i e R C V cont Z LF ( s) k s s z s k s s z s b z C Z LF ( s) s R C C sr C s( C C ) s( C C s z )( s ) i e Parameters Loo Filter Loo Filter V cont z R C R (C + C ) R C C C R R C C C C k b z b b C C C C C C Z LF ( s) sr ( C C) sc ( sr C ) 5-0 Ching-Yuan Yang / EE, NCHU
12 - Oen-loo bandwidth c and hase margin m Oen-loo gain K Z ( s) K K div PD LF vco P vco ( s) G( s) e Ns N s K P vco ( s) G( s) s j N k j z j k s z s () tan() tan() 80 z Gain Higher P K VCO Phase 0 db c z Lower P K VCO c c m,max : d z 0 d ( ) ( ) c z z m,max Bode lot of oen loo resonse 80 o and m,max tan z z tan b b 5- Ching-Yuan Yang / EE, NCHU
13 f the loo bandwidth c and the hase margin m are secified, we have b tanm m 0 O 30 O 40 O 45 O 50 O 55 O 60 O 70 O 80 O b cosm sqrt(b) and For loo filter : P Kvco b P Kvco C c R R N b N C C N b R c P Kvco b C z z and C R R For loo filter : P Kvco b P Kvco C C c R R N b N C R C N b P Kvco b z and R c C z R 5- Ching-Yuan Yang / EE, NCHU
14 Active loo filter imlementation C C i e R V cont The active loo filter is often used when the charge-um outut can not directly rovide the required voltage range for tuning of the VCO. Such voltages are incomatible with charge-ums built in standard C technologies, so that a (artly external) active loo filter is then used to isolate the charge-um outut from the VCO tuning inut, and to generate the high tuning voltages. 5-3 Ching-Yuan Yang / EE, NCHU
15 Design flow of 3 rd -order PLLs Determine K VCO. Determine the nominal value of N according to the system to be alied to. Deending on the desired noise and transient erformance, determine the loo bandwidth C. Select P, to meet the reasonable trade-off between the value the filter comonents (i.e., chi area) and the um current. Select the required hase margin m or b. With K VCO, N, C, P and b determined, calculate R. With z and determine by C and b, calculate C and C. 5-4 Ching-Yuan Yang / EE, NCHU
16 Multi-ath charge-um filter (/3) i e i e V C a V a V cont V b R b C b V cont V b V a z c log( ) i e e ie e The loo filter transfer function is Vcont () s K dz LF () s Rb e() s sca sc b scb Cb Ca sca srbcb Rb Cb Ca RbCa z b b R C Kvco Kvco R N C N c b a z The caacitor C a can be multilied by n / ( ). J. Craninckx, EEE JSSC, Dec Ching-Yuan Yang / EE, NCHU
17 Multi-ath charge-um filter (/3) The oen-loo transfer function is K f KVCO s z G() s N s s C b where K f Rb nc a c Cb nc a R K N b VCO c is larger than the traditional one. i e e ie e The filter transfer function is V srb nca Cb cont F() s i s nr C C snc nc e b a b a Rb Cb nca nrbca b R C a z C b F s V i cont b a () e sr nc snc a n The closed-loo transfer function is PKVCO RbnCa s G() s N nca H () s () G s K R K s s N NnC K P VCO b P VCO R nc K P VCO b P a VCO n nca b a 5-6 Ching-Yuan Yang / EE, NCHU
18 Multi-ath charge-um filter (3/3) The oen-loo transfer function is G() s where c K f KVCO s z N s s C b K f n Rb C a Cb nc a n R K N b VCO c is larger than the traditional one. i e e ie e The filter transfer function is V srb nca Cb cont F() s i s nr C C snc nc e b a b a Rb Cb nca nrbca b R C a z C b F s V i cont b a () e sr nc snc a n The closed-loo transfer function is PKVCO nrbca s G() s N Ca H () s () G s K nr K s s N NC K P VCO b P VCO nr C K P VCO b P a VCO n Ca b a 5-7 Ching-Yuan Yang / EE, NCHU
19 Nonideal Effects in PLLs 5-8 Ching-Yuan Yang / EE, NCHU
20 PFD and charge-um filter V DD PFD P Owing to the finite risetime and falltime V D Q rst u i e resulting from the caacitance seen at the nodes, the ulse may not find enough time to reach a logical high level, failing to turn V div rst D Q dn on the charge um switches. For 0, the charge um injects no current. V DD P The loo gain dros to zero and the outut hase is not locked. i e The PFD/CP suffers from a dead zone equal to 0 around = 0. Jitter resulting from the dead zone e Dead Zone 5-9 Ching-Yuan Yang / EE, NCHU
21 Reference surs V DD D PFD Q u P Periodic disturbance of VCO control line due to charge um activity: V rst i e i e ( t ) P c P c n cos( nf t ) rst DC Sectral comonents V div D Q dn Main effects which generate erence surious breakthrough: V DD P leakage current in the loo filter, V skew between u and down (dn) signals, V div u dn mismatch in the charge u and down current sources, Charge sharing. t 5-0 Ching-Yuan Yang / EE, NCHU
22 - Effect of leakage current leak i e c Locking osition e Sources of leakage currents: the caacitor of loo filter, the inut of VCO, the charge-um outut, the inut biasing current of the o-am, when active loo filter configuration is used. The duty cycle of the charge-um outut is i e P c leak c leak P The amlitude of charge-um outut: i e ( t ) leak leak n cos( nf The sectral comonent are twice the value of leak. Not deendent on the nominal charge-um current P. t ) 5- Ching-Yuan Yang / EE, NCHU
23 Link the leakage current to the magnitude of the surious comonents at the outut of the VCO: Phase deviation ( n P f f ( n f ) n f V rile ) V ( n f ) leak Z LF ( jnf rile ( n n f f Each of baseband modulation frequencies nf generates two RF surious signals at offset frequencies nf from the carrier f LO. The amlitude of each surious signal P ( n f ) leak Z LF ( jnf ) Kvco ASP ( flo n f ) ALO ALO n f A SP A A LO ) K vco ( flo n f ) leak Z LF ( jnf ) K A n f SP LO dbc ( n f 0log ) 0log leak Z LF vco leak Z ( jnf n f LF n 5- Ching-Yuan Yang / EE, NCHU ) ( jnf ) K f vco [dbc] The relative amlitude of the surious signal is not deendent on the value of loo bandwidth or on the nominal charge-um current P. Theoretically, if leak = 0 there are no erence surs in the outut. ) K vco
24 - Effect of skew between u and down signals 5-3 Ching-Yuan Yang / EE, NCHU
25 - Effect of mismatch in the charge-um current sources PFD V DD V b M 4 D Q u u M V rst u i e V cont rst V DD dn C V div D Q dn dn M V DD V b M 3 skew suression u dn u dn e u u dn dn i e i e V cont t V cont t 5-4 Ching-Yuan Yang / EE, NCHU
26 - Effect of mismatch in the charge-um current sources For the loo to remain locked, the average value of V cont must remain constant. The PLL theore creates a hase error between the inut and the outut such that the net current injected by the charge um in every cycle is zero. The control voltage still exeriences a eriodic rile. Owing to the low outut imedance of short-channel MOSFETs, the current mismatch varies with the outut voltage. The clock feedthrough and charge injection mismatch between M and M further increases both the hase error and the rile. The magnitude of the sectral comonents of the rile voltage due to currentsource mismatch can be found V mismatch ( n f ) out ( n f ) Z LF ( jnf ) A s ( n f ) out ( n f ) Z LF ( jnf A 0log LO n f dbc ) K vco 5-5 Ching-Yuan Yang / EE, NCHU
27 - Effect of charge sharing V DD V DD V b M 4 C Y V b M 4 C Y Y Y V Y S S V cont V cont V cont X S C P X S C P V X t V b M 3 C X V b M 3 C X Charge sharing between C P and caacitances at X and Y: S and S are off, allowing M 3 to discharge X to ground and M 4 to charge Y to V DD. At the next hase comarison instant, both S and S turn on, V X rises, V Y falls, and V X V Y V cont. f the hase error is zero and D3 = D3, does V cont remain constant after the switches turn on? Even if C X = C Y, the change in V X is not equal to that in V Y. 5-6 Ching-Yuan Yang / EE, NCHU
28 - Effect of charge sharing V DD Bootstraing X and Y to minimize charge sharing: P When S and S turn off, S 3 and S 4 turn on, Y S S 4 + allowing the unity-gain amlifier to hold nodes X and Y at a otential equal to V cont. S C P V cont At the next hase comarison instant, S and S turn on, S 3 and S 4 turn off, and V X and V Y begin with a value equal to V cont. X S 3 The ideal is to in V X and V Y to V cont after hase P comarison is finished. Thus, no charge sharing occurs between C P and the caacitances at X and Y. 5-7 Ching-Yuan Yang / EE, NCHU
Behavior of Phase-Locked Loops
Phase-Locked Loops Behavior of Phase-Locked Loops Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Mathematical Model of VCOs 6- Phase of Signals V0 = Vmsin 0t V = Vmsin
More informationFundamentals of PLLs (III)
Phase-Locked Loops Fundamentals of PLLs (III) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Phase transfer function in linear model i (s) Kd e (s) Open-loop transfer
More informationCharacterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations
Characterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations PINAR KORKMAZ, BILGE E. S. AKGUL and KRISHNA V. PALEM Georgia Institute of
More informationIntroduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.
Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency
More informationDesign Constraint for Fine Grain Supply Voltage Control LSI
ASP-DAC 211 Designer s Forum Session 8D-3: State-of-The-Art SoCs and Design Methodologies Design Constraint for Fine Grain Suly Voltage Control LSI January 28, 211 Atsuki Inoue Platform Technologies Laboratories
More informationDesign of CMOS Adaptive-Bandwidth PLL/DLLs
Design of CMOS Adaptive-Bandwidth PLL/DLLs Jaeha Kim May 2004 At Samsung Electronics, Inc. Adaptive-Bandwidth PLL/DLL PLL/DLLs that scale their loop dynamics proportionally with the reference frequency
More informationVLSI Design Issues. ECE 410, Prof. F. Salem/Prof. A. Mason notes update
VLSI Design Issues Scaling/Moore s Law has limits due to the hysics of material. Now L (L=20nm??) affects tx delays (seed), noise, heat (ower consumtion) Scaling increases density of txs and requires more
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationFrequency Detection of CDRs (1)
Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationMotivation for CDR: Deserializer (1)
Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS
More informationP-MOS Device and CMOS Inverters
Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationLECTURE 090 FILTERS AND CHARGE PUMPS
Lecture 090 Filters and Charge Pumps (09/01/03) Page 0901 LECTURE 090 FILTERS AND CHARGE PUMPS Objective The objective of this presentation is to examine the circuits aspects of loop filters and charge
More informationLecture 120 Filters and Charge Pumps (6/9/03) Page 120-1
Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters
More information24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
More informationRadar Dish. Armature controlled dc motor. Inside. θ r input. Outside. θ D output. θ m. Gearbox. Control Transmitter. Control. θ D.
Radar Dish ME 304 CONTROL SYSTEMS Mechanical Engineering Deartment, Middle East Technical University Armature controlled dc motor Outside θ D outut Inside θ r inut r θ m Gearbox Control Transmitter θ D
More informationJ. Electrical Systems 13-2 (2017): Regular paper
Menxi Xie,*, CanYan Zhu, BingWei Shi 2, Yong Yang 2 J. Electrical Systems 3-2 (207): 332-347 Regular aer Power Based Phase-Locked Loo Under Adverse Conditions with Moving Average Filter for Single-Phase
More informationComputer arithmetic. Intensive Computation. Annalisa Massini 2017/2018
Comuter arithmetic Intensive Comutation Annalisa Massini 7/8 Intensive Comutation - 7/8 References Comuter Architecture - A Quantitative Aroach Hennessy Patterson Aendix J Intensive Comutation - 7/8 3
More informationR1=400kΩ. R2=500kΩ R3=100kΩ
Exercise + dd dd5 400kΩ 500kΩ 00kΩ Comute the voltage across resistor.. f you measure such otential difference with a voltmeter featuring an internal resistance 0MΩ. Which is the actual measured voltage?
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationReview Outline. 1. Chapter 1: Signals and Amplifiers. 2. Chapter 3: Semiconductors. 3. Chapter 4: Diodes. EE 3110 Microelectronics I
Review Outline 1 1. Chater 1: Signals and Amlifiers 2. Chater 3: Semiconductors 3. Chater 4: Diodes 1.1 Signals Signal contains information e.g. voice of radio announcer reading the news 2 Transducer device
More informationFeedback-error control
Chater 4 Feedback-error control 4.1 Introduction This chater exlains the feedback-error (FBE) control scheme originally described by Kawato [, 87, 8]. FBE is a widely used neural network based controller
More informationECE 2C, notes set 6: Frequency Response In Systems: First-Order Circuits
ECE 2C, notes set 6: Frequency Resonse In Systems: First-Order Circuits Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax Goals: Remember (from ECE2AB)
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationOptical Fibres - Dispersion Part 1
ECE 455 Lecture 05 1 Otical Fibres - Disersion Part 1 Stavros Iezekiel Deartment of Electrical and Comuter Engineering University of Cyrus HMY 445 Lecture 05 Fall Semester 016 ECE 455 Lecture 05 Otical
More informationCHAPTER 33. Answer to Checkpoint Questions
CHAPTE 33 ELECTOMAGNETIC OSCILLATIONS 887 CHAPTE 33 Answer to Checkoint Questions. (a) T; (b) T ; (c) T; (d) T4. (a) 5 V; (b) 50 J 3. (a) ; (b) 4. (a) C, B, A; (b) A, B, 3 S, 4 C; (c) A 5. (a) increases;
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic
More informationTiming Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić Timing Issues January 2003 1 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out 2
More informationCOURSE OUTLINE. Introduction Signals and Noise: 3) Analysis and Simulation Filtering Sensors and associated electronics. Sensors, Signals and Noise
Sensors, Signals and Noise 1 COURSE OUTLINE Introduction Signals and Noise: 3) Analysis and Simulation Filtering Sensors and associated electronics Noise Analysis and Simulation White Noise Band-Limited
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VII Timing Issues in Digital Circuits (chapter 10 in textbook) GMU, ECE 680 Physical VLSI Design 1 Synchronous Timing (Fig. 10 1) CLK In R Combinational 1 R Logic 2
More informationINTERACTIONS among power converters, input/output filters,
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 55, NO. 4, APRIL 8 795 Reaching Criterion of a Three-Phase Voltage-Source Inverter Oerating With Passive and Nonlinear Loads and Its Imact on Global Stability
More informationUnit-3. Question Bank
Unit- Question Bank Q.1 A delta connected load draw a current of 15A at lagging P.F. of.85 from 400, -hase, 50Hz suly. Find & of each hase. Given P = = 400 0 I = 15A Ans. 4.98, 5.7mH So I P = 15 =8.66A
More informationSpurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA
Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationI Poles & zeros. I First-order systems. I Second-order systems. I E ect of additional poles. I E ect of zeros. I E ect of nonlinearities
EE C28 / ME C34 Lecture Chater 4 Time Resonse Alexandre Bayen Deartment of Electrical Engineering & Comuter Science University of California Berkeley Lecture abstract Toics covered in this resentation
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationECEN620: Network Theory Broadband Circuit Design Fall 2018
ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationAn Investigation on the Numerical Ill-conditioning of Hybrid State Estimators
An Investigation on the Numerical Ill-conditioning of Hybrid State Estimators S. K. Mallik, Student Member, IEEE, S. Chakrabarti, Senior Member, IEEE, S. N. Singh, Senior Member, IEEE Deartment of Electrical
More informationIndirect Rotor Field Orientation Vector Control for Induction Motor Drives in the Absence of Current Sensors
Indirect Rotor Field Orientation Vector Control for Induction Motor Drives in the Absence of Current Sensors Z. S. WANG *, S. L. HO ** * College of Electrical Engineering, Zhejiang University, Hangzhou
More informationFilters and Equalizers
Filters and Equalizers By Raymond L. Barrett, Jr., PhD, PE CEO, American Research and Develoment, LLC . Filters and Equalizers Introduction This course will define the notation for roots of olynomial exressions
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic
More informationLecture 2. OUTLINE Basic Semiconductor Physics (cont d) PN Junction Diodes. Reading: Chapter Carrier drift and diffusion
Lecture 2 OUTLIE Basic Semiconductor Physics (cont d) Carrier drift and diffusion P unction Diodes Electrostatics Caacitance Reading: Chater 2.1 2.2 EE105 Sring 2008 Lecture 1, 2, Slide 1 Prof. Wu, UC
More informationMultiple Resonance Networks
4 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL 49, NO, FEBRUARY [4] Y-Y Cao, Y-X Sun, and J Lam, Delay-deendent robust H control for uncertain systems with time-varying
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationA 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationFactors Effect on the Saturation Parameter S and there Influences on the Gain Behavior of Ytterbium Doped Fiber Amplifier
Australian Journal of Basic and Alied Sciences, 5(12): 2010-2020, 2011 ISSN 1991-8178 Factors Effect on the Saturation Parameter S and there Influences on the Gain Behavior of Ytterbium Doed Fiber Amlifier
More informationVery Very Important Questions along with their Solutions for Board Exams. Physics
1 Very Very Imortant Questions along with their Solutions for Board Exams. Physics SECTION A (Each Question carries 1 Mark) 1. The lot of the variation of otential difference across a combination of three
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationIterative Methods for Designing Orthogonal and Biorthogonal Two-channel FIR Filter Banks with Regularities
R. Bregović and T. Saramäi, Iterative methods for designing orthogonal and biorthogonal two-channel FIR filter bans with regularities, Proc. Of Int. Worsho on Sectral Transforms and Logic Design for Future
More informationSupplementary Information for Quantum nondemolition measurement of mechanical squeezed state beyond the 3 db limit
Sulementary Information for Quantum nondemolition measurement of mechanical squeezed state beyond the db limit C. U. Lei, A. J. Weinstein, J. Suh, E. E. Wollman, A. Kronwald,, F. Marquardt,, A. A. Clerk,
More informationEECS 141 F01 Lecture 17
EECS 4 F0 Lecture 7 With major inputs/improvements From Mary-Jane Irwin (Penn State) Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND
More informationPHYSICAL REVIEW LETTERS
PHYSICAL REVIEW LETTERS VOLUME 81 20 JULY 1998 NUMBER 3 Searated-Path Ramsey Atom Interferometer P. D. Featonby, G. S. Summy, C. L. Webb, R. M. Godun, M. K. Oberthaler, A. C. Wilson, C. J. Foot, and K.
More informationANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS
ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS by Brian Daniels, B. Eng., M. Eng. A thesis presented to THE NATIONAL UNIVERSITY OF IRELAND in partial fulfilment of the requirements for the
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationNonlinear Behavior Modeling of Charge-Pump Based Frequency Synthesizers
2005 WSEAS Int. Conf. on DYNAMICAL SYSTEMS and CONTROL, Venice, Italy, November 2-4, 2005 (pp325-329) Nonlinear Behavior Modeling of Charge-Pump Based Frequency Synthesizers TORD JOHNSON Department of
More informationThe Linear-Feedback Shift Register
EECS 141 S02 Timing Project 2: A Random Number Generator R R R S 0 S 1 S 2 1 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 The Linear-Feedback Shift Register 1 Project Goal Design a 4-bit LFSR SPEED, SPEED,
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationHold Time Illustrations
Hold Time Illustrations EE213-L09-Sequential Logic.1 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential Logic.2 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential
More informationAI*IA 2003 Fusion of Multiple Pattern Classifiers PART III
AI*IA 23 Fusion of Multile Pattern Classifiers PART III AI*IA 23 Tutorial on Fusion of Multile Pattern Classifiers by F. Roli 49 Methods for fusing multile classifiers Methods for fusing multile classifiers
More informationFET ( Field Effect Transistor)
NMO MO NMO MO Enhancement eletion Enhancement eletion N kanál Transistors tyes Field effect transistors Electronics and Microelectronics AE4B34EM MOFET MEFET JFET 7. ecture Uniolar transistor arameters
More informationCMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationA NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS
A NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS M. Houdebine, S. Dedieu M. Alamir O. Sename ST Microelectronics Crolles central R&D, 850 rue Jean Monnet, 38926
More informationControllability and Resiliency Analysis in Heat Exchanger Networks
609 A ublication of CHEMICAL ENGINEERING RANSACIONS VOL. 6, 07 Guest Editors: Petar S Varbanov, Rongxin Su, Hon Loong Lam, Xia Liu, Jiří J Klemeš Coyright 07, AIDIC Servizi S.r.l. ISBN 978-88-95608-5-8;
More informationMODULE III PHYSICAL DESIGN ISSUES
VLSI Digital Design MODULE III PHYSICAL DESIGN ISSUES 3.2 Power-supply and clock distribution EE - VDD -P2006 3:1 3.1.1 Power dissipation in CMOS gates Power dissipation importance Package Cost. Power
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationCOMP 103. Lecture 16. Dynamic Logic
COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis
EE115C Winter 2017 Digital Electronic Circuits Lecture 19: Timing Analysis Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop-
More informationDigital Integrated Circuits
Digital Integrated ircuits YuZhuo Fu contact:fuyuzhuo@ic.sjtu.edu.cn Office location:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Introduction Digital I 3.MOS Inverter Introduction Digital
More informationRobust Predictive Control of Input Constraints and Interference Suppression for Semi-Trailer System
Vol.7, No.7 (4),.37-38 htt://dx.doi.org/.457/ica.4.7.7.3 Robust Predictive Control of Inut Constraints and Interference Suression for Semi-Trailer System Zhao, Yang Electronic and Information Technology
More informationThe Noise Power Ratio - Theory and ADC Testing
The Noise Power Ratio - Theory and ADC Testing FH Irons, KJ Riley, and DM Hummels Abstract This aer develos theory behind the noise ower ratio (NPR) testing of ADCs. A mid-riser formulation is used for
More informationDesigning Principles of Molecular Quantum. Interference Effect Transistors
Suorting Information for: Designing Princiles of Molecular Quantum Interference Effect Transistors Shuguang Chen, GuanHua Chen *, and Mark A. Ratner * Deartment of Chemistry, The University of Hong Kong,
More informationLECTURE 3 CMOS PHASE LOCKED LOOPS
Lecture 03 (8/9/18) Page 3-1 LECTURE 3 CMOS PHASE LOCKED LOOPS Topics The acquisition process unlocked state Noise in linear PLLs Organization: Systems Perspective Types of PLLs and PLL Measurements PLL
More informationAdvantages of Using CMOS
Advantages of Using CMOS Compact (shared diffusion regions) Very low static power dissipation High noise margin (nearly ideal inverter voltage transfer characteristic) Very well modeled and characterized
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationLecture 16: Circuit Pitfalls
Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution
More informationA Simple Fuzzy PI Control of Dual-Motor Driving Servo System
MATEC Web of Conferences 04, 0006 (07) DOI: 0.05/ matecconf/07040006 IC4M & ICDES 07 A Simle Fuzzy PI Control of Dual-Motor Driving Servo System Haibo Zhao,,a, Chengguang Wang 3 Engineering Technology
More informationMagnetostrictive Dynamic Vibration Absorber (DVA) for Passive and Active Damping
aer : 59 /. Magnetostrictive ynamic Vibration Absorber (VA) for Passive and Active aming C. May a,. uhnen b, P. Pagliarulo b and H. Janocha b a Centre for nnovative Production (ZP), Saarbrücken, ermany,
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationChapter 8_L20. Relaxation oscillation
Chater 8_L Relaxation oscillation Carrier number (1 7 ) Photon number (1 4 ) Relaxation oscillation 3 Relaxation oscillation: when the laser undergoes an external erturbation, the laser s couled carrier
More informationChapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationEstimation of dynamic behavior and energy efficiency of thrust hybrid bearings with active control
INTERNATIONAL JOURNAL OF MECHANICS Volume 1 18 Estimation of dynamic behavior and energy efficiency of thrust hybrid bearings with active control Alexander Babin Sergey Majorov Leonid Savin Abstract The
More informationTRENCHSTOP Series. Low Loss DuoPack : IGBT in TRENCHSTOP and Fieldstop technology with soft, fast recovery anti-parallel Emitter Controlled HE diode
Low Loss DuoPack : IGBT in TRENCHSTOP and Fieldsto technology with soft, fast recovery antiarallel Emitter Controlled HE diode Features Very low V CE(sat) 1.5V (ty.) Maximum Junction Temerature 175 C Short
More informationTests for Two Proportions in a Stratified Design (Cochran/Mantel-Haenszel Test)
Chater 225 Tests for Two Proortions in a Stratified Design (Cochran/Mantel-Haenszel Test) Introduction In a stratified design, the subects are selected from two or more strata which are formed from imortant
More informationUniversity of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
University of North Carolina-Charlotte Deartment of Electrical and Comuter Engineering ECG 4143/5195 Electrical Machinery Fall 9 Problem Set 5 Part Due: Friday October 3 Problem 3: Modeling the exerimental
More informationGIVEN an input sequence x 0,..., x n 1 and the
1 Running Max/Min Filters using 1 + o(1) Comarisons er Samle Hao Yuan, Member, IEEE, and Mikhail J. Atallah, Fellow, IEEE Abstract A running max (or min) filter asks for the maximum or (minimum) elements
More informationCOMPARISON OF VARIOUS OPTIMIZATION TECHNIQUES FOR DESIGN FIR DIGITAL FILTERS
NCCI 1 -National Conference on Comutational Instrumentation CSIO Chandigarh, INDIA, 19- March 1 COMPARISON OF VARIOUS OPIMIZAION ECHNIQUES FOR DESIGN FIR DIGIAL FILERS Amanjeet Panghal 1, Nitin Mittal,Devender
More informationPosition Control of Induction Motors by Exact Feedback Linearization *
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 8 No Sofia 008 Position Control of Induction Motors by Exact Feedback Linearization * Kostadin Kostov Stanislav Enev Farhat
More information