ECE 2C, notes set 6: Frequency Response In Systems: First-Order Circuits
|
|
- Beverley Higgins
- 6 years ago
- Views:
Transcription
1 ECE 2C, notes set 6: Frequency Resonse In Systems: First-Order Circuits Mark Rodwell University of California, Santa Barbara , fax
2 Goals: Remember (from ECE2AB) how to: Comutecircuit transfer functions H ( s). Work in sinusoidal steady- state Phasors. Reresent sinusoidal s.s.reonse Bode lots. Reresent H ( s) Root locus. Comuteimulse and ste resonse. Get units right in all of this.
3 Pulse and Frequency Resonse: Transistor Circuits Transistor and wirinig caacitances determine the gate roagation delays in digital logic circuits
4 Pulse and Frequency Resonse: Transistor Circuits htt://uload.wikimedia.org/wikiedia/en/f/f1/suerhet2.ng htt://uload.wikimedia.org/wikiedia/commons/thumb/6/6b/bandwidth_2.svg/1000x-bandwidth_2.svg.ng Frequency - selective circuits select the desired signal. are used in radio receivers to
5 Pulse and Frequency Resonse: Transistor Circuits No transistor caacitances With transistor caacitances Transistor caacitances control the ulse- resonserisetime and hence maximum transmission bit - rate in otical fiber and similar ulse- code data transmission systems
6 Frequency and Pulse Resonse. We will shortly be analyzing transistor circuits for ulseand frequency resonse. Let us first review our methods of analysis and of resenting data.
7 First-Order Circuits: Review
8 First-Order Circuits: Lalace Domain
9 Sinusoidal Resonse hasors
10 Sinusoidal Resonse hasors H( j) 1 1 j H( j) and H ( j) 1arctan( )
11 Bode Plots To Reresent Frequency Resonsee. Reresent the amlitude and haseof H( j) H( j2f ) vs.frequency. Vertical axis in db: 10log10(ower ratio) 20log 10 (voltage ratio)
12 Asymtotic (Straight-Line) vs. Actual Bode Plots Asymtoticlot is often more informative than actual curve.
13 Examle of More Comlex Asymtotic Plot: It is much easier to recognize the oles and zerosin the asymtoticlot.
14 Bode Phase Plot This is H ( j2f ) lottedvs.frequency, using a logarithmi c frequency axis.
15 Bode Phase Plot
16 Root Locus This is a grahical tool toreresent and calculate frequency resonse. Given a transfer function H( s) s s 1 s where s 1/, the root locus is reresented like so:
17 Root Locus: Magnitude H( s) 1 1 s 1 s s D z ( s s ) is a vector, and H( s) 1/ ( s s ) H( s)varies as the inverse of its length :
18 Root Locus: Plotting Frequency Resonse s s From this diagram, it is clear that the transfer function must be reduced to1/ 2 3 db when s
19 Root Locus: Plotting Phase Resonse H( s) 1(1 s ) 1( s ) s s j is the angle of the vector ( s s )
20 Root Locus: Plotting Phase Resonse H( s) 1(1 s ) 1( s ) s o It is clear that H ( j) 45 when s Further, H ( j) clearly varies from 0 as thefrequency varies from DC to infinity. o to. 45 o
21 Root Locus: A ole and a zero 1 s zero z s sz If H( s) where s 1/, s 1/ z 1 s s s ole then the root locus is :
22 Transfer Function Magnitudes: Poles and Zeros 1 s H ( s) 1 s zero ole z s s where D z is the distance to the zero and D What would theanswer be if s s z z D D z is the distance to the ole. there were 4 oles and 3 zeros?
23 Transfer Function Phase: Poles and Zeros (1 s zero) H ( s) ( s sz ) ( s s ) z (1 s ) ole What would theanswer be with 3 oles and 2 zeros?
24 Root Locus and Frequency Resonse: Comlex Poles Why does the transfer function have the eaks?
25 Root Locus and Frequency Resonse: Comlex Poles The transfer function eaks because this distance gets small at theindicated frequency.
26 Imulse Resonse: First we should check units. Recall that - ( t) dt 1. But "1" has no units, while t has units of time, so ( t) has units of 1/(time). Now consider V ( s) v( t) has units of volts, t v( t) e has units of V ( s) has units of (volts) (time) 0 st dt. time, so Checking units with each line of a set of calculations is an excellent way tohel catch mistakes.
27 Imulse Resonse v V in in ( t) ( s) k ( t) k where ( t) k Vout( s) 1 s k t / vout( t) e u( t) units again check correctly. has units of 1/(time), consistent units, as V ( s) has k has units of units of volts* time. volts time.
28 Imulse Resonse v in ( t) k ( t) v out ( t) k e t / u( t) Outut has its original decayed to50% of value when t50 % ln(2) 0.693
29 Ste Resonse
30 Ste Resonse: 10%-90% Risetime
31 Risetime and 3 db bandwidth Exact for single olesystem.rough aroximation in other cases.
32
I Poles & zeros. I First-order systems. I Second-order systems. I E ect of additional poles. I E ect of zeros. I E ect of nonlinearities
EE C28 / ME C34 Lecture Chater 4 Time Resonse Alexandre Bayen Deartment of Electrical Engineering & Comuter Science University of California Berkeley Lecture abstract Toics covered in this resentation
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationLecture 15: Resonant Tunneling Diode. Operation Bi-stable switch Oscillator Fundamental Physics Application Example
Lecture 5: Resonant Tunneling Diode Oeration Bi-stable switch Oscillator Fundamental Physics Alication Examle --8 Lecture 5, High Seed Deices Resonant Tunneling Diode An RTD consists of two large bandga
More informationFilters and Equalizers
Filters and Equalizers By Raymond L. Barrett, Jr., PhD, PE CEO, American Research and Develoment, LLC . Filters and Equalizers Introduction This course will define the notation for roots of olynomial exressions
More informationME 375 System Modeling and Analysis. Homework 11 Solution. Out: 18 November 2011 Due: 30 November 2011 = + +
Out: 8 November Due: 3 November Problem : You are given the following system: Gs () =. s + s+ a) Using Lalace and Inverse Lalace, calculate the unit ste resonse of this system (assume zero initial conditions).
More informationVLSI Design Issues. ECE 410, Prof. F. Salem/Prof. A. Mason notes update
VLSI Design Issues Scaling/Moore s Law has limits due to the hysics of material. Now L (L=20nm??) affects tx delays (seed), noise, heat (ower consumtion) Scaling increases density of txs and requires more
More informationCharge-Pump Phase-Locked Loops
Phase-Locked Loos Charge-Pum Phase-Locked Loos Ching-Yuan Yang National Chung-Hsing University Deartment of Electrical Engineering Concetual oeration of a hase-frequency detector (PFD) PFD 5- Ching-Yuan
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationCharacterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations
Characterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations PINAR KORKMAZ, BILGE E. S. AKGUL and KRISHNA V. PALEM Georgia Institute of
More informationBasic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011
Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 2
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationDSP IC, Solutions. The pseudo-power entering into the adaptor is: 2 b 2 2 ) (a 2. Simple, but long and tedious simplification, yields p = 0.
5 FINITE WORD LENGTH EFFECTS 5.4 For a two-ort adator we have: b a + α(a a ) b a + α(a a ) α R R R + R The seudo-ower entering into the adator is: R (a b ) + R (a b ) Simle, but long and tedious simlification,
More informationFourier Series Tutorial
Fourier Series Tutorial INTRODUCTION This document is designed to overview the theory behind the Fourier series and its alications. It introduces the Fourier series and then demonstrates its use with a
More informationME scope Application Note 16
ME scoe Alication Note 16 Integration & Differentiation of FFs and Mode Shaes NOTE: The stes used in this Alication Note can be dulicated using any Package that includes the VES-36 Advanced Signal Processing
More informationThe Nyquist Feedback Stability Criterion
ECE137B notes; copyright 2018 The Nyquist Feedback Stability Criterion Mark Rodwell, University of California, Santa Barbara Feedback loop stability A () s AOL ( s) AOL ( s) 1 A ( s) ( s) 1 T ( s) Ns ()
More informationOptical Fibres - Dispersion Part 1
ECE 455 Lecture 05 1 Otical Fibres - Disersion Part 1 Stavros Iezekiel Deartment of Electrical and Comuter Engineering University of Cyrus HMY 445 Lecture 05 Fall Semester 016 ECE 455 Lecture 05 Otical
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationGEORGIA INSTITUTE OF TECHNOLOGY SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING
GEORGIA INSTITUTE OF TECHNOLOGY SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING ECE 226 Summer 28 Quiz #2 July 6, 28 NAME: (FIRST) (LAST) GT username: (e.g., gtxyz23) To avoid losing 3 oints, circle your
More informationECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.
ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until
More informationL L, R, C. Kirchhoff s rules applied to AC circuits. C Examples: Resonant circuits: series and parallel LRC. Filters: narrowband,
Today in Physics 1: A circuits Solving circuit problems one frequency at a time. omplex impedance of,,. Kirchhoff s rules applied to A circuits. it V in Examples: esonant circuits: i series and parallel.
More informationEE40 Midterm Review Prof. Nathan Cheung
EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationLooking at a two binary digit sum shows what we need to extend addition to multiple binary digits.
A Full Adder The half-adder is extremely useful until you want to add more that one binary digit quantities. The slow way to develop a two binary digit adders would be to make a truth table and reduce
More informationHomework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
More informationBode plots by example
1 Poles and zeros Bode plots by example Andrea Pacelli Department of Electrical and Computer Engineering SUNY at Stony Brook pacelli@ece.sunysb.edu First edition, February 21 Copyright c 21 Andrea Pacelli
More informationAsymptotic Bode Plot & Lead-Lag Compensator
Asymptotic Bode Plot & Lead-Lag Compensator. Introduction Consider a general transfer function Ang Man Shun 202-2-5 G(s = n k=0 a ks k m k=0 b ks k = A n k=0 (s z k m k=0 (s p k m > n When s =, transfer
More informationPulse Propagation in Optical Fibers using the Moment Method
Pulse Proagation in Otical Fibers using the Moment Method Bruno Miguel Viçoso Gonçalves das Mercês, Instituto Suerior Técnico Abstract The scoe of this aer is to use the semianalytic technique of the Moment
More informationFocal waveforms for various source waveforms driving a prolate-spheroidal impulse radiating antenna (IRA)
RADIO SCIENCE, VOL. 43,, doi:10.1029/2007rs003775, 2008 Focal waveforms for various source waveforms driving a rolate-sheroidal imulse radiating antenna (IRA) Serhat Altunc, 1 Carl E. Baum, 1 Christos
More informationECE 421/521 Electric Energy Systems Power Systems Analysis I 2 Basic Principles. Instructor: Kai Sun Fall 2014
ECE 41/51 Electric Energy Systems Power Systems Analysis I Basic Princiles Instructor: Kai Sun Fall 014 1 Outline Power in a 1-hase AC circuit Comlex ower Balanced 3-hase circuit Single Phase AC System
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationECE Circuit Theory. Final Examination. December 5, 2008
ECE 212 H1F Pg 1 of 12 ECE 212 - Circuit Theory Final Examination December 5, 2008 1. Policy: closed book, calculators allowed. Show all work. 2. Work in the provided space. 3. The exam has 3 problems
More informationω 0 = 2π/T 0 is called the fundamental angular frequency and ω 2 = 2ω 0 is called the
he ime-frequency Concept []. Review of Fourier Series Consider the following set of time functions {3A sin t, A sin t}. We can represent these functions in different ways by plotting the amplitude versus
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationDesigning Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2
EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your
More informationCHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION
CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION Objectives Students should be able to: Draw the bode plots for first order and second order system. Determine the stability through the bode plots.
More informationCOURSE OUTLINE. Introduction Signals and Noise: 3) Analysis and Simulation Filtering Sensors and associated electronics. Sensors, Signals and Noise
Sensors, Signals and Noise 1 COURSE OUTLINE Introduction Signals and Noise: 3) Analysis and Simulation Filtering Sensors and associated electronics Noise Analysis and Simulation White Noise Band-Limited
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Elad Alon Homework #2 EECS141 Due Thursday, September 9, 5pm, box in 240 Cory PROBLEM
More informationDynamic circuits: Frequency domain analysis
Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution
More informationSingle-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.
Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers. Objectives To analyze and understand STC circuits with
More informationMAE143a: Signals & Systems (& Control) Final Exam (2011) solutions
MAE143a: Signals & Systems (& Control) Final Exam (2011) solutions Question 1. SIGNALS: Design of a noise-cancelling headphone system. 1a. Based on the low-pass filter given, design a high-pass filter,
More informationBuilding a Computer Adder
Logic Gates are used to translate Boolean logic into circuits. In the abstract it is clear that we can build AND gates that perform the AND function and OR gates that perform the OR function and so on.
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationECE2210 Final given: Fall 13
ECE22 Final given: Fall 3. (23 pts) a) Draw the asymptotic Bode plot (the straight-line approximation) of the transfer function below. Accurately draw it on the graph provided. You must show the steps
More informationThe decision-feedback equalizer optimization for Gaussian noise
Journal of Theoretical and Alied Comuter Science Vol. 8 No. 4 4. 5- ISSN 99-634 (rinted 3-5653 (online htt://www.jtacs.org The decision-feedback eualizer otimization for Gaussian noise Arkadiusz Grzbowski
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationRevision: January 9, E Main Suite D Pullman, WA (509) Voice and Fax
.7.: Sinusoidal steady-state system response evision: January 9, 0 E Main Suite D ullman, WA 9963 (09 334 6306 oice and Fax Overview In this module, the concepts presented in chapters.7.0 and.7. are used
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationUniversity of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
University of North Carolina-Charlotte Deartment of Electrical and Comuter Engineering ECG 4143/5195 Electrical Machinery Fall 9 Problem Set 5 Part Due: Friday October 3 Problem 3: Modeling the exerimental
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = -> = When = -> = In between, depends on transistor size and current
More informationName. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7.
Name Section Short Answer Questions 1. (20 Pts) 2. (10 Pts) 3. (5 Pts). (10 Pts) 5. (10 Pts) Regular Questions 6. (25 Pts) 7. (20 Pts) Notes: 1. Please read over all questions before you begin your work.
More informationR10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1
Code No: R06 R0 SET - II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationECE 255, Frequency Response
ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.
More informationChapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More information4.4 The MOSFET as an Amp and Switch
10/31/004 section 4_4 The MSFET as an Amp and Switch blank 1/1 44 The MSFET as an Amp and Switch Reading Assignment: pp 70-80 Now we know how an enhancement MSFET works! Q: A: 1 H: The MSFET as an Amp
More informationImplementation of Boolean Logic by Digital Circuits
Implementation of Boolean Logic by Digital Circuits We now consider the use of electronic circuits to implement Boolean functions and arithmetic functions that can be derived from these Boolean functions.
More informationDefinitions. Decade: A ten-to-one range of frequency. On a log scale, each 10X change in frequency requires the same distance on the scale.
Circuits II EECS 3220 Lecture notes on making Bode plots Definitions Network Transfer Function: The function H s Xout s X in s where X out represents the voltage or current response of the network to X
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationSAMPLE EXAMINATION PAPER
IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination
More informationIndex. Index. More information. in this web service Cambridge University Press
A-type elements, 4 7, 18, 31, 168, 198, 202, 219, 220, 222, 225 A-type variables. See Across variable ac current, 172, 251 ac induction motor, 251 Acceleration rotational, 30 translational, 16 Accumulator,
More informationSlides for Lecture 19
Slides for Lecture 19 ENEL 353: Digital Circuits Fall 2013 Term Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary 23 October, 2013 ENEL 353
More informationEE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2
EE 4: Introduction to Microelectronic Circuits Spring 8: Midterm Venkat Anantharam 3/9/8 Total Time Allotted : min Total Points:. This is a closed book exam. However, you are allowed to bring two pages
More informationName (print): Lab (circle): W8 Th8 Th11 Th2 F8. θ (radians) θ (degrees) cos θ sin θ π/ /2 1/2 π/4 45 2/2 2/2 π/3 60 1/2 3/2 π/
Name (print): Lab (circle): W8 Th8 Th11 Th2 F8 Trigonometric Identities ( cos(θ) = cos(θ) sin(θ) = sin(θ) sin(θ) = cos θ π ) 2 Cosines and Sines of common angles Euler s Formula θ (radians) θ (degrees)
More informationE p,rms = 240 V E rms = 120 V N p N s C. f = 60 Hz R = 3.8 L
Discussion Question 1A P1, Week 1 Power in AC Circuits An electronic device, consisting of a simle C circuit, is designed to be connected to an American-standard ower outlet delivering an EMF of 1 V at
More informationThe Noise Power Ratio - Theory and ADC Testing
The Noise Power Ratio - Theory and ADC Testing FH Irons, KJ Riley, and DM Hummels Abstract This aer develos theory behind the noise ower ratio (NPR) testing of ADCs. A mid-riser formulation is used for
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences. EE105 Lab Experiments
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE15 Lab Experiments Bode Plot Tutorial Contents 1 Introduction 1 2 Bode Plots Basics
More informationEIT Quick-Review Electrical Prof. Frank Merat
CIRCUITS 4 The power supplied by the 0 volt source is (a) 2 watts (b) 0 watts (c) 2 watts (d) 6 watts (e) 6 watts 4Ω 2Ω 0V i i 2 2Ω 20V Call the clockwise loop currents i and i 2 as shown in the drawing
More information'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II
'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ EGR 224 Spring 2018 Test II Michael R. Gustafson II Name (please print) In keeping with the Community Standard, I have neither provided nor received any
More informationMM4 System s Poles and Feedback Characteristics
MM4 System s Poles ad Feedback Characteristics Readigs: Sectio 3.3 (resose & ole locatios.118-16); Sectio 4.1 (basic roerties of feedback.167-179); Extra readigs (feedback characterisitcs) 9/6/011 Classical
More informationExercise 1 (A Non-minimum Phase System)
Prof. Dr. E. Frazzoli 5-59- Control Systems I (HS 25) Solution Exercise Set Loop Shaping Noele Norris, 9th December 26 Exercise (A Non-minimum Phase System) To increase the rise time of the system, we
More informationAs light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR
LDR As light level increases, resistance decreases thermistor As temperature increases, resistance decreases capacitor Voltage across capacitor increases with time Potential divider basics: R 1 1. Both
More information3.4 Design Methods for Fractional Delay Allpass Filters
Chater 3. Fractional Delay Filters 15 3.4 Design Methods for Fractional Delay Allass Filters Above we have studied the design of FIR filters for fractional delay aroximation. ow we show how recursive or
More informationSolution of ODEs using Laplace Transforms. Process Dynamics and Control
Solution of ODEs using Laplace Transforms Process Dynamics and Control 1 Linear ODEs For linear ODEs, we can solve without integrating by using Laplace transforms Integrate out time and transform to Laplace
More information1.3 Sinusoidal Steady State
1.3 Sinusoidal Steady State Electromagnetics applications can be divided into two broad classes: Time-domain: Excitation is not sinusoidal (pulsed, broadband, etc.) Ultrawideband communications Pulsed
More informationExercise 1 (A Non-minimum Phase System)
Prof. Dr. E. Frazzoli 5-59- Control Systems I (Autumn 27) Solution Exercise Set 2 Loop Shaping clruch@ethz.ch, 8th December 27 Exercise (A Non-minimum Phase System) To decrease the rise time of the system,
More informationFrequency response. Pavel Máša - XE31EO2. XE31EO2 Lecture11. Pavel Máša - XE31EO2 - Frequency response
Frequency response XE3EO2 Lecture Pavel Máša - Frequency response INTRODUCTION Frequency response describe frequency dependence of output to input voltage magnitude ratio and its phase shift as a function
More informationEECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation
EECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation Prof. Niknejad University of California, Berkeley University of California, Berkeley EECS 117 Lecture 3 p. 1/23 Transmission Line
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationChapter 32A AC Circuits. A PowerPoint Presentation by Paul E. Tippens, Professor of Physics Southern Polytechnic State University
Chapter 32A AC Circuits A PowerPoint Presentation by Paul E. Tippens, Professor of Physics Southern Polytechnic State University 2007 Objectives: After completing this module, you should be able to: Describe
More informationElectric Circuits II Sinusoidal Steady State Analysis. Dr. Firas Obeidat
Electric Circuits II Sinusoidal Steady State Analysis Dr. Firas Obeidat 1 Table of Contents 1 2 3 4 5 Nodal Analysis Mesh Analysis Superposition Theorem Source Transformation Thevenin and Norton Equivalent
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationSpeed of sound measurements in liquid Methane at cryogenic temperature and for pressure up to 10 MPa
LNGII - raining Day Delft, August 07 Seed of sound measurements in liquid Methane at cryogenic temerature and for ressure u to 0 MPa Simona Lago*, P. Alberto Giuliano Albo INRiM Istituto Nazionale di Ricerca
More informationDesigning Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A
EECS 6B Designing Information Devices and Systems II Fall 208 Elad Alon and Miki Lustig Discussion 5A Transfer Function When we write the transfer function of an arbitrary circuit, it always takes the
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationFrequency Response Prof. Ali M. Niknejad Prof. Rikky Muller
EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationDigital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II
Digital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II Administration: o Prayer Electricity and Electronics, Section 20.1, Digital Fundamentals: o Fundamentals:
More informationUniversity of TN Chattanooga Physics 1040L 8/18/2012 PHYSICS 1040L LAB LAB 4: R.C. TIME CONSTANT LAB
PHYSICS 1040L LAB LAB 4: R.C. TIME CONSTANT LAB OBJECT: To study the discharging of a capacitor and determine the time constant for a simple circuit. APPARATUS: Capacitor (about 24 μf), two resistors (about
More informationDigital Control Systems
Digital Control Systems Lecture Summary #4 This summary discussed some graphical methods their use to determine the stability the stability margins of closed loop systems. A. Nyquist criterion Nyquist
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationEC CONTROL SYSTEM UNIT I- CONTROL SYSTEM MODELING
EC 2255 - CONTROL SYSTEM UNIT I- CONTROL SYSTEM MODELING 1. What is meant by a system? It is an arrangement of physical components related in such a manner as to form an entire unit. 2. List the two types
More informationNETWORK ANALYSIS WITH APPLICATIONS
NETWORK ANALYSIS WITH APPLICATIONS Third Edition William D. Stanley Old Dominion University Prentice Hall Upper Saddle River, New Jersey I Columbus, Ohio CONTENTS 1 BASIC CIRCUIT LAWS 1 1-1 General Plan
More informationQ. 1 Q. 25 carry one mark each.
Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is
More informationChapter 9. Estimating circuit speed. 9.1 Counting gate delays
Chapter 9 Estimating circuit speed 9.1 Counting gate delays The simplest method for estimating the speed of a VLSI circuit is to count the number of VLSI logic gates that the input signals must propagate
More informationVisualizing Free and Forced Harmonic Oscillations using Maple V R5*
Int. J. Engng Ed. Vol. 15, No. 6,. 437±455, 1999 0949-149X/91 $3.00+0.00 Printed in Great Britain. # 1999 TEMPUS Publications. Visualizing Free and Forced Harmonic Oscillations using Male V R5* HARALD
More informationEECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name:
EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed Scientific calculators are allowed Complete
More informationV in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant
More informationDigital Electronics Final Examination. Part A
Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select
More information