Resistive Random Access Memories (RRAMs)

Size: px
Start display at page:

Download "Resistive Random Access Memories (RRAMs)"

Transcription

1 Resistive Random Access Memories (RRAMs) J. Joshua Yang HP Labs, Palo Alto, CA, USA (currently) ECE Dept., Umass Amherst (Jan/ ) 1 Copyright 2010 Hewlett-Packard Development Company, L.P.

2 Resistive Random Access Memory (RRAM, Memristor) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 2 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

3 Simple structure but rich materials, physics, chemistry, electrical issues Metal 1 insulator Metal 1 insulator V Metal 2 Metal 2 3 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

4 Images of Oxide nanodevice Cross-section TEM BE TE Nano-devices 1x17 Top electrode insulator oxide Bottom electrode V 5nm J. Joshua Yang et al., Nature Nano. 3, 429 (2008) 4 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

5 Classification: switching polarity nonpolar Compared with bipolar, Unipolar Usually has: higher power, larger resistance window, but less endurance. R. Waser and M. Aono, Nature Mater. 6, 833 (2007) 5 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

6 Classification: switching location Localized laterally filamentary interfacial Localized vertically R. Waser and M. Aono, Nature Mater. 6, 833 (2007) A. Sawa, Mater. Today 11, (2008) Filamentary & interfacial The Most common cases! Localized both laterally and vertically. 6 J. Joshua Yang MRS Fall 2014 RRAM Tutorial J. Joshua Yang et al., Nature Nanotechnol. 3, 429 (2008)

7 Classification: mobile species (cation/anion) Cation Anion Ag 2 S Ag Pt Terabe et al., Nature 433,47 (2005) Kozicki et al., IEEE Tans. Nano 4, 331 (2005) Jo et al., Nano Lett. 8, 392 (2008) Szot et al., Nat. Mater. 5, 312 (2006) Janousch et al., Adv. Mater. 19, 2232 (2007) 7 J. Joshua Yang MRS Fall 2014 RRAM Tutorial D. H. Kwon et al., Nature Nano 5, 148 (2010).

8 Classification: dopant type (P type/ n type) P type n type Opposite switching polarity A. Sawa, Mater. Today 11, (2008) 8 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

9 Classification: Switching mechanisms Physical switches Chemical switches Physical switches Adapted from R. Waser, IEDM J. Joshua Yang MRS Fall 2014 RRAM Tutorial R. Waser, Adv. Mater. 21, 2632 (2009)

10 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 10 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

11 Long history and Revived interest The first two switches in 1960 s Nb/Nb 2 O 5 125nm/Bi J.F. Gibbons and W. E. Beadle, Solid-state electronics 7, 785 (1964) W. R. Hiatt and T. W. Hickmott, Appl. Phys. Lett. 6, 106 (1965) Not interesting between 1970s 2000s due to the rise of Si technology Interest revived because the physical limit of Si technology is here now! 11 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

12 Useful both for storing and processing information Heterogeneous integrations (development) Existing technologies Completely new concepts (research) Extended CMOS Memristor New technologies (1) Emerging memory (2) Emerging logic devices (3) New architectures: Neuromorphic computing year ITRS 2013 (The International Technology Roadmap for Semiconductors) 12 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

13 (1) Emerging Memory: exponential growth in demand Non-volatile Memory Gigabyte Growth Trends Cloud is really memory and Storage Source: Micron & Gartner 13 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

14 (1) Emerging Memory: RRAM fast, non-volatile, low energy, Ultra-Dense Switching materials (e.g. TiO 2 ) Smaller cell (scalability) and 3D (stackability) lead to ultra-high density! 14 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

15 (2) Emerging Logic: Type I: Memristor/CMOS hybrid logic FPGA With much improved density and performance! CMOS circuit Hybrid circuit Q. Xia et al., Nano Letters., 9, 3640 (2009) 15 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

16 (2) Emerging Logic: Type II: implication logic Bertrand Russell Material Implication + FALSE operation = universal computing OR, AND, NOT Material implication The forth fundamental logic operations 16 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

17 (2) Emerging Logic: Type II: implication logic based NAND Computation Naturally realized with nano-crossbars: 2 Memristors implication logic 3 Memristors NAND logic P Q S Advantages: Denser Non-volatile logic R G s q IMP (p IMP 0) = p NAND q J. Borghetti et al., Nature 464, 873 ( 2010) 17 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

18 (3) Analog computing: Computing accelerator, e.g. Dot-Product Engine Vector x Matrix multiplications Computation intensive tasks (many multiplication and addition steps) Only one step in dot-product engine With orders of magnitude Improvement in speed and power efficiency! 18 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

19 (4) Neuromorphic computing: the last computing frontier Analog Parallel Multifunctional Adaptive- HW Learning Neurons + Synapses Process & store information Neurons spike, which changes Resistance of Synapses 19 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

20 Neuromorphic computing: the winner memristor! The last computing frontier CMOS 100 W neurons synapses 2 Memristors ~ neuron 1 Mimristor ~ synapse Possible with nano memristors (on an A4 paper) 100 W 10 9 transistors 10 transistors / synapse 10 8 synapses 10 5 neurons Need ~ 1,000,000 chips!!! Impossible with CMOS chips 20 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

21 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 21 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

22 Electroforming mechanism: Bubbling Phenomena Micro device (5µm 5µm) Current (A) Forming ON 1st OFF Reversible Switching Voltage (V) TE TE forming BE BE J. Joshua Yang et al., Nanotechnology 20, (2009). 22 J. Joshua Yang MRS Fall 2014 RRAM Tutorial Gas Eruption Feature

23 Electroforming mechanism: Bubbling Phenomena Larger devices, clear bubble evolving process; Different polarities cause different behavior. Little movie for Pt/TiO2/Pt stack Polarity, numbers, retention J. Joshua Yang et al., Nanotechnology 20, (2009). 23 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

24 Electroforming mechanism: Bubbling Phenomena a Initial state b - V On TE c - V removed d Then +V On TE -V TiO 2 TE Pt 30nm TiO 2 60nm BE Pt 15nm V Junction area O 2- O 2- O O 2-2 +V A few bubbles form under the TiO 2 layer The Bubbles remain even after -V biasing is removed Previous bubbles shrink, new bubbles form above thetio 2 layer e keep f + V removed g h + V On TE +V O 2- O2 O 2- O 2-60nm Larger and longer +V on TE TiO 2 -V New bubbles grow in size and number with time Bubbles disappeared immediately when the +V is removed Some small permanent deformations remain Large bubbles grow to engulf neighbors 24 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

25 Electroforming mechanism: no bubbles found in the nm Fortunately, nano makes difference! Nano device (50nm 50nm) Formed and switched devices No detectable deformation by AFM 25 J. Joshua Yang MRS Fall 2014 RRAM Tutorial J. Joshua Yang et al., Nanotechnology 20, (2009).

26 Electroforming mechanism: peering inside a functioning device Scanning Transmission X-ray Microscope (STXM) (Scanning Transmission electron Microscope, STEM) Feature observed Window V Devices fabricated atop 20 nm silicon nitride membrane windows Blanket oxide between two electrodes J. P Strachan et al., Advanced Materials 22, 3573 (2010) 26 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

27 What were learned from STXM Scanning Transmission X-ray Microscopy Full of oxygen vacancies What we learned from STXM: 1) Localized channel 2) Oxygen vacancies 3) Joule heating TiO 2 Amorphous TiO 2 Anatase (crystallization sign of heating) TiO 2-x Reduced (with V 2+ o dopants) Oxygen vacancies: Positive charged; mobile under electric field/temperature 1) n-type dopants 2) e - hopping centers 3) gap states 27 J. Joshua Yang MRS Fall 2014 RRAM Tutorial J. P Strachan et al., Advanced Materials 22, 3573 (2010)

28 Electroforming mechanism: peering inside a functioning device Magneli phase J. P Strachan et al., Advanced Materials 22, 3573 (2010) D. H. Kwon, et al. Nature Nano. 5, 148 (2010) 28 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

29 Electroforming free device: by thinning the oxide layer Pt Pt 33nm TiO 2 Pt Forming 33nm TiO 2 Pt TiO 2-x 4nm Pt TiO 2 Pt Forming 4nm Pt TiO 2 Pt J. Joshua Yang et al., Nanotechnology 20, (2009). 29 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

30 Electroforming free device: by thinning the oxide layer Pt Similar ON resistance Similar OFF resistance 33nm TiO 2 Pt Similar ON/OFF ratio 4nm Pt TiO 2 Pt Current (A) Forming ON 1st OFF Reversible Switching Eliminated the electroforming -5 step!! linear Voltage (V) 30 J. Joshua Yang MRS Fall 2014 RRAM Tutorial Current (A) Current (A) Voltage (V) Forming ON 1st OFF Reversible Switching Log Voltage (V)

31 Electroforming free devices: Bilayer structure thin stoichiometric layer + thick off-stoichiometric layer 25x nm TiO 2 /120 TiO 2-x IF_J061216x5_2Form IF_J061216x5_3OFF IF_J061216x5_4Switch IF_J061216x5_50Switch IF_J061216x5_100Switch IF_J061216x5_150Switch IF_J061216x5_204Switch Pt TiO 2 4nm 120nm TiO 2-x Pt I (A) V(V) J. Joshua Yang et al., Nanotechnology 20, (2009). 31 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

32 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 32 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

33 Simplified picture of switching mechanism: TiO x Where: interface; What: oxygen vacancies (2 +, n-dopant); How: drift. metallic Schottky-like: OFF Φ b w OFF ON V Pt TiO 2 Ohmic-like: ON w Φ b TiO 2-X Ti TiO 2 J. Joshua Yang et al., Nature Nanotechnology 3, 429 (2008) J. P Strachan et al., Advanced Materials 22, 3573 (2010) F. Miao, J.P. Stranchan, J. JoshuaYang* et al., Adv. Mater (2011) V o 2+ n-type dopant 33 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

34 Nanodevice family: M/I/M with two interfaces Pt 10 Complementary switching TiO 2 I TiO 2-X V TiO 2-X Pt Measured V V -V Measured 1.5 -V +V Measured I Intrinsic diode V I I V V J. Joshua Yang et al., Advanced Materials, 21, 3754 (2009) 34 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

35 Mechanisms: more switching types Switching is a result of ionic motion under the combined effect of electric field and Joule heating Field dominating thermal dominating Bipolar Bipolar Nonpolar Nonpolar TiO x TaO x NiO x NbO 2 Current Nonlinear IV Current Linear IV Current Bi-stable Current Threshold Voltage Voltage Voltage Voltage J. Joshua Yang et al., Nature Nanotechnology 8, 13 (2013) 35 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

36 Mechanisms: four Ionic transport mechanisms Drift Electromigration Electric potential gradient e ē - e - e - e - e - e - Electric potential gradient Fick Diffusion Concentration gradient Thermophoresis Temperature gradient J. Joshua Yang et al., Nature Nanotechnology 8, 13 (2013) 36 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

37 Possible Electron transport mechanisms (1) Schottky emission (2) Fowler-Nordheim (F-N) tunneling (3) Direct tunneling (4) tunneling from cathode to traps (5) emission from trap to conduction band (6) F-N - like tunneling from trap to conduction band (7) trap to trap hopping or tunneling (8) tunneling from traps to anode. S.M. Yu et al., APL 99, (2011) 37 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

38 Cation based RRAM switching process: classic 38 J. Joshua Yang MRS Fall 2014 RRAM Tutorial I Valov et al., Nanotechnology 22, (2011)

39 Different filament growth orientation Ag + drifts fast Ag + drifts slow Pt Ag -V Pt Ag 1μm 0.1μm Ag Ag H 2 O, GeTe Pt a-si, HfO 2 Pt X. Guo et al., Appl. Phys. Lett. 91, (2007) Y. Yang et al. Nature Commun 3, 732 (2012) Q. Liu et al. Adv. Mater. 24, 1844 (2012) Y. Yang et al. Nat Commun 5, 4232 (2014) H. Sun, Adv. Funct. Mater. 24, 5679 (2014) F. Pan et al., Mater. Sci. Eng. R 83, 1 (2014) 39 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

40 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 40 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

41 History of Memristor: Theory Resistor 1827 Georg Ohm RESISTOR v = R i CAPACITOR q = C v INDUCTOR φ = L i Capacitor Volta / von Kleist & van Musschenbroek Benjamin Franklin Inductor 1831 Michael Faraday Joseph Henry 41 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

42 History of Memristor: Theory v i RESISTOR dv = R di INDUCTOR dφ = L di dφ/dt = v φ CAPACITOR dq = C dv dq /dt = i q Missing relation here! The Father of Non-Linear Circuit Theory Introduction to Nonlinear Network Theory, NY: McGraw-Hill, J. Joshua Yang MRS Fall 2014 RRAM Tutorial

43 History of Memristor: Theory v RESISTOR dv = R di CAPACITOR dq = C dv Memristor - the missing circuit element, IEEE Trans. Circuit Theory 18, 507 (1971). i INDUCTOR dφ = L di dφ/dt = v dq /dt = i MEMRISTOR dφ = M dq q M is a memory resistor it is a nonvolatile resistive memory! φ 43 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

44 Chua s equations for memristor modeling L. O. Chua IEEE Trans. Circuit Theory 18, 507 (1971) L. O. Chua and S. M. Kang, Proc. IEEE (1976) L. O. Chua, Applied Physics A 102, 765 (2011) Adapted from R. Waser, IEDM 2011, short course 44 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

45 Static I-V curve fitting: static J. P. Strachan et al., IEEE TED 60, 2194 (2013) S. Menzel et al., Adv. Func. Mater. 21, 4487 (2011) 45 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

46 Switching process fitting: dynamic 46 J. Joshua Yang MRS Fall 2014 RRAM Tutorial J. P. Strachan et al., IEEE TED 60, 2194 (2013)

47 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 47 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

48 Promises and Challenges Promises: Historically Strong Challenges: To be improved 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost Variability 2. Nonlinearity Review: Metal oxide memories based on thermochemical and valence change mechanisms J. Joshua Yang et al., MRS Bulletin 37, 131 (2012) Review: Memristors in computing - promises and challenges J. Joshua Yang et al., ACM JETC 9, 11 (2013) 48 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

49 Promises Promises: Historically Strong 1. speed Speed (0.1 (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost 10. Too fast to measure! 49 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

50 Demonstrated switching on the order of 100 ps Reproducible fast switching observed over consecutive cycles 100ps 100ps Can be even faster than 0.1ns Not limited by the memristor itself, but by how fast a pulse can be applied. A. Torrezan et al. Nanotechnology, 22, (2011) 50 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

51 Promises and Challenges Promises: Historically Strong Switching the individual dislocations 1. Speed (<2ns) 2. Scalability (<5nm (<5nm) ) 3. Operation energy 4. Non- volatility (>10years) 5. Non- destructive reading S. Pi et al., JVST B 31, 06FA02 (2013) 6. Multilevel (analogue) 7. Stackability (infinite) IEDM, P.729 (2011) 8. CMOS com patibility 9. Low cost 10. Szot et al., Nat. Mater. 5, 312 (2006) 51 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

52 Promises and Challenges Promises: Historically Strong 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy energy (<1pJ) (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost J. Joshua Yang MRS Fall 2014 RRAM Tutorial

53 TaOx nanodevice: low energy 5000 TaOx microdevice 500x 10 TaOx nanodevice Current (ua) Current (ua) Voltage (V) Voltage (V) 20uA*100ps*5V = 10fJ/switching F. Miao, J.P. Strachan, J. Joshua Yang * et al., Advanced Materials 23, 5633 (2011). 53 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

54 Promises and Challenges Promises: Historically strong 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) Non- volatility (>10years) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost V (Ω) nm device OFF ON 0.5year time (s) Choi, Torrezan, Norris, Miao, Strachan, Zhang, Ohlberg, Kobayashi, Yang*, and Williams, Nano Letters 13, 3213 (2013) 54 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

55 Promises and Challenges Promises: Historically strong 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) Non- destructive reading 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost 10. IEDM , 443 (2010) 55 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

56 Promises and Challenges Promises: Historically strong Pt/TaOx/Ta devices 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) Current (A) 5. Non- destructive reading Multilevel (analog) 6. Multilevel (analogue) 7. Stackability (infinite) Voltage (V) 8. CMOS com patibility 9. Low cost 10. Pt/TaOx/Ta devices 56 J. Joshua Yang MRS Fall 2014 RRAM Tutorial J. Joshua Yang et al., ACM JETC 9, 11 (2013)

57 Promises and Challenges Promises: Historically strong 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) Stackability (infinite) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost 10. PNAS 106, (2009) 57 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

58 Promises and Challenges Promises: Historically strong 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) CMOS com patibility 7. Stackability (infinite) Low cost 8. CMOS com patibility 9. Low cost 10. J. H. Nickel et al., Microelectronic Engineering 103, 66 (2013). Low temperature process No exotic materials and process Amorphous or poly-crystal materials Very simple structures 58 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

59 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 59 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

60 Promises and Challenges Promises: Historically Strong Challenges: To be improved 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost Variability : Cycle to cycle Dev ice to dev ice 2. Nonlinearity : What Why How Review: Metal oxide memories based on thermochemical and valence change mechanisms J. Joshua Yang et al., MRS Bulletin 37, 131 (2012) Review: Memristors in computing - promises and challenges J. Joshua Yang et al., ACM JETC, ACM JETC 9, 11 (2013) 60 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

61 Variability I: from switching cycle to cycle materials play an important role: (a) R (ohm) 10 4 Ti 1nm /Pt 100nm/TiOx 29nm/Ti 4 O 7 100nm 10 3 R OFF R ON switching cycles (b) R (ohm) 10 3 Ti 1nm /Pt 100nm/TaOx 12nm/Ta 100nm R OFF R ON switching cycles 61 J. Joshua Yang MRS Fall 2014 RRAM Tutorial TiOx TaOx

62 Variability I: from switching cycle to cycle Thermodynamic origin Pt Ta 2 O 5 Ta Conducting phase (Ta) Insulating phase ( Ta 2 O 5 ) Channel material and matrix material need to be thermally stable with each other! J. Joshua Yang et al., Applied Physics Letters 97, (2010). 62 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

63 Variability I: from switching cycle to cycle Thermodynamic origin TiO 2 Ti 4 O 7 Pt Pt Conducting phase (Ti 4 O 7 ) Insulating phase (TiO 2 ) J. Joshua Yang et al., Applied Physics Letters 97, (2010). 63 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

64 Material Selection Criteria Temperature (Me) Conduction channel liquid Me at. % MeO n Insulating matrix O 1) Two stable phases: conducting and insulating 2) Large solubility of oxygen Promising systems: Hf-O Zr-O Y-O Er-O Sc-O... J. Joshua Yang et al., Nature Nanotechnology 8, 13 (2013) 64 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

65 Other interesting systems O Zr Er O Hf-O Zr-O Y-O Er-O Sc-O... O Y O Sc J. Joshua Yang et al., Applied Physics Letters 97, (2010). 65 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

66 Variability III: from switching device to device Control the formation of filaments Thermal diffusion Approach Origin: different switching channels in different devices; Solution: plant similar seeds (nanoclusters) for switching channels in different devices J. Joshua Yang et al., Advanced Materials 22, 4034 (2010). Composite material approach 2.5 nm (Pt) 5nm 66 J. Joshua Yang MRS Fall 2014 RRAM Tutorial Choi, Torrezan, Norris, Miao, Strachan, Zhang, Ohlberg, Kobayashi, Yang*, and Williams, Nano Letters 13, (2013)

67 Promises and Challenges Promises: Historically Strong Challenges: To be improved 1. Speed (<0.1ns) 2. Scalability (<5nm ) 3. Operation energy (<1pJ) 4. Non- volatility (>10years) 5. Non- destructive reading 6. Multilevel (analogue) 7. Stackability (infinite) 8. CMOS com patibility 9. Low cost Variability : Cycle to cycle Dev ice to dev ice 2. Nonlinearity : What Why How Review: Metal oxide memories based on thermochemical and valence change mechanisms J. Joshua Yang et al., MRS Bulletin 37, 131 (2012) Review: Memristors in computing - promises and challenges J. Joshua Yang et al., ACM JETC, ACM JETC 9, 11 (2013) 67 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

68 Nonlinearity: What? Definition of nonlinearity k Current (a.u) I Vwr I Vwr/2 (large) Vwr/ Voltage (a.u.) Vwr K= I Vwr / I Vwr/2 = 2 (linear) 68 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

69 Nonlinearity: What? Definition of nonlinearity k Current (a.u) I Vwr I Vwr/2 (small) Vwr/2 Vwr Voltage (a.u.) Definition of Nonlinearity K= I Vwr / I Vwr/2 >> 2 (nonlinear) 69 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

70 Nonlinearity: Why? Cross bar challenges Current Sneak Paths V/2 v -V/2 70 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

71 Nonlinearity: Why? Cross bar challenges V/2 +V/2 V V/2 V/2 V/2 V/2 V/2 V/2 -V/2 71 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

72 Nonlinearity: Why? Cross bar challenges Current Sneak Paths V/2 -V/2 The smaller the better!! 72 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

73 Nonlinearity: Why? Cross bar challenges Current Sneak Paths V/2 V/2 V V/2 -V/2 V/2 Large sneak path current - Bad! 73 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

74 Nonlinearity: Why? Cross bar challenges Current Sneak Paths V/2 V/2 V V/2 -V/2 V/2 small sneak path current - Good! 74 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

75 Nonlinearity: Why? linear I-V observed in most devices TaO x single layer oxide: 50 nm 50 nm device Current (µa) Large I V/2 Current (µa) V/ Voltage (V) Voltage (V) J. Joshua Yang et al., Applied Physics Letters 100, (2012). 75 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

76 Nonlinearity: How? Strategy to increase the nonlinearity Current (ma) Linear Memristor Nonlinear Selector Nonlinear Memristor Voltage (V) Current (ma) Voltage (V) Current (ma) Voltage (V) selector? 76 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

77 Nonlinearity: How? Ideal selector (more demanding than RRAM) 1. High nonlinearity (10 6 for 1000 x 1000 array); 2. High endurance (switching for both read and write); 3. High speed (fast switching and very short retention); 4. High current density (enough for memory programming/erasing) 5. Low energy (better not relying on heating); 6. Low variability (better forming-free and non-filamentary); 7. Low temperature dependence of Resistance (better to be tunneling); 8. Low temperature process (3D integration).. (tunable threshold voltage etc..) S. Kim et al., IEEE TED 61, 2820 (2014) G. W. Burr et al., JVST B 32, (2014) 77 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

78 Nonlinearity: How? Classification of selectors 1. Electronic based selectors PNP/PN junctions: Si based or oxide based (IEDL 33, 1396; IEDM 31.7, 2011; IEDL 32, 1427; VLSI T ) Schottky or Tunnel barrier based: single/multi-layer or vacuum barrier (ACS Nano 6, 8166; IEDM ) High endurance, low energy, low Temp depend. of R, low variability! Current density? 2. Ionic based selectors: Ovonics threshold switch: AsGeTeSiN (IEDM 27.1, 2009; Nat. Comm. 4, 2629; JAP102, ) Insulator-Metal-Transition: NbO 2 (Adv Mater 23, 4063; Nanotechnol. 22, ; VLSI T ) High current density, high nonlinearity! High endurance, low energy, low Temp depend. of R, low variability? 3. Electronic Ionic Mixed selectors: MIEC (Mixed-Ionic-Electronic-Conduction) (VLSI, T5.4, 2012; VLSI T6.4, 2013;IEDM, 2.7, 2012.) High nonlinearity, high current density, low energy! High speed (relaxation time µs), low Temp depend. of R? 78 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

79 Nonlinearity: How? Triangular tunnel barrier Selector Low nonlinearity Normal tunnel barrier high nonlinearity Triangular tunnel barrier Appl. Phys. Lett. 73, 2137 (1998) Non-Pt electrode? Current density for smaller devices? 79 J. Joshua Yang MRS Fall 2014 RRAM Tutorial ACS Nano 6, 8166 (2012)

80 Nonlinearity: How? Insulator Metal Transition (IMT) materials TaO x (memristor) + Ti 2 O 3 (IMT) 50 nm 50 nm device 20 Small I V/2 V/2 Current (µa) Current (µa) Voltage (V) Voltage (V) 80 J. Joshua Yang MRS Fall 2014 RRAM Tutorial 10 2 Endurance, Low energy? J. Joshua Yang et al., Applied Physics Letters 100, (2012).

81 Nonlinearity: How? Mixed-Ionic-Electronic-Conductor Selector Fast relaxing (µs) between operations? Low Temp. dependence of R? 81 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

82 A caveat on the 1S+1R strategy Highly nonlinear selector + linear Memristor slightly nonlinear memory cell Selector nonlinearity=10 6 R+S cell nonlinearity=20 (courtesy of Dr. Rene Meyer) 82 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

83 Other concepts to reduce the sneak path currents: 1.1T1R 2.Complementary switches 3.Switch with Intrinsic diode J. Joshua Yang MRS Fall 2014 RRAM Tutorial

84 1T1R or 1TnR S. Shyh-Shyuan et al., VLSI Circuits, 82, (2009) 84 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

85 Complementary switches J. Joshua Yang et al., Advanced Materials, 21, 3754 (2009) 85 J. Joshua Yang MRS Fall 2014 RRAM Tutorial E. Linn et al., Nat. Mater. 9, 403 (2010).

86 Switches with an Intrinsic diode K. Kim et al., Nano Lett , (2012) J. Joshua Yang et al., Advanced Materials, 21, 3754 (2009) 86 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

87 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 87 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

88 3D architectures: design issue J.Y. Seok et al., Adv. Func. Mater. 24, 5316 (2014) 88 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

89 Major challenge: How to electrically address all memory cells? J.Y. Seok et al., Adv. Func. Mater. 24, 5316 (2014) Electrically address all cells by: 1) Sharing address channels 2) Increasing logical address dimensionality 89 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

90 Sharing address channels: Reducing interconnection lines Shared bit/word lines Word planes 90 J. Joshua Yang MRS Fall 2014 RRAM Tutorial J.Y. Seok et al., Adv. Func. Mater. 24, 5316 (2014)

91 Increasing logical address dimensionality: from 2D to 4D Area interface : much more area efficient Edge interface : less area efficient D. B. Strukov and R. S. Williams PNAS 106, (2009) (N x, N y ) define a cell (2N lines ~ N 2 ) 2D addressing 91 J. Joshua Yang MRS Fall 2014 RRAM Tutorial (N x, N y; N x, N y ) define a cell (4N lines ~ N 2 *N 2 =N 4 ) 4D addressing

92 Resistive Random Access Memory (RRAM) 1. Introduction: stack, classifications 2. Applications: store information, process information 3. Mechanisms: electroforming, switching, modeling 4. Promises, Challenges and solutions: variance, selector, 3D stacking 5. Summary and Outlook 92 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

93 Summary and Outlook: Research Objectives Research topics Short term medium term long term J. Joshua Yang et al., Nature Nanotechnology 8, 13 (2013) 93 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

94 Summary and Outlook: Roadmap W.G. Kim et al., SK-hynix J. Joshua Yang et al., HP Labs VLSI Technology Symposium (2014) DRAM Flash RAM Flash Solid State Disk Hard Disk Optical disk Floppy Disk Chip development Storage Class Memory Universal Memory Analog and Neural Computing Time 94 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

95 Acknowledgements: Max Zhang; John Paul Strachan; Matthew Pickett; Feng Miao; Kate Norris; Wei Yi; Douglas Ohlberg; Antonio Torrezan; Xuema Li; Warren Jackson; Dick Henze; Janice H. Nickel; Stan Williams 95 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

96 Q & A? Recruiting Postdocs & graduate students Contact Jianhua (Joshua) Yang, The Department of electrical & Computer Engineering The University of Massachusetts, Amherst 96 J. Joshua Yang MRS Fall 2014 RRAM Tutorial

Finding the Missing Memristor

Finding the Missing Memristor February 11, 29 Finding the Missing Memristor 3 nm Stan Williams HP 26 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Acknowledgments People

More information

The switching location of a bipolar memristor: chemical, thermal and structural mapping

The switching location of a bipolar memristor: chemical, thermal and structural mapping IOP PUBLISHING Nanotechnology 22 (2011) 254015 (6pp) The switching location of a bipolar memristor: chemical, thermal and structural mapping NANOTECHNOLOGY doi:10.1088/0957-4484/22/25/254015 John Paul

More information

RRAM technology: From material physics to devices. Fabien ALIBART IEMN-CNRS, Lille

RRAM technology: From material physics to devices. Fabien ALIBART IEMN-CNRS, Lille RRAM technology: From material physics to devices Fabien ALIBART IEMN-CNRS, Lille Outline Introduction: RRAM technology and applications Few examples: Ferroelectric tunnel junction memory Mott Insulator

More information

Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices

Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices Rashmi Jha and Branden Long Dept. of Electrical Engineering and Computer Science University of Toledo Toledo,

More information

Resistive Memories Based on Amorphous Films

Resistive Memories Based on Amorphous Films Resistive Memories Based on Amorphous Films Wei Lu University of Michigan Electrical Engineering and Computer Science Crossbar Inc 1 Introduction Hysteretic resistive switches and crossbar structures Simple

More information

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching Nanometallic RRAM I-Wei Chen Department of Materials Science and Engineering University of Pennsylvania Philadelphia, PA 19104 Nature Nano, 6, 237 (2011) Adv Mater,, 23, 3847 (2011) Adv Func Mater,, 22,

More information

Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang

Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications Hyunsang Hwang Dept. of Materials Science and Engineering Gwangju Institute of Science and Technology (GIST), KOREA

More information

The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science

The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science Gilberto Medeiros-Ribeiro HP Labs Outline Context Memristor basics Memristor fabrication

More information

1. HP's memristor and applications 2. Models of resistance switching. 4. 3D circuit architectures 5. Proposal for evaluation framework

1. HP's memristor and applications 2. Models of resistance switching. 4. 3D circuit architectures 5. Proposal for evaluation framework OUTL LINE 1. HP's memristor and applications 2. Models of resistance switching 3. Volatility speed tradeo ffs 4. 3D circuit architectures 5. Proposal for evaluation framework HP S MEMRISTOR memristor =

More information

Advanced Flash and Nano-Floating Gate Memories

Advanced Flash and Nano-Floating Gate Memories Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology

More information

A Hybrid CMOS/Memristive Nanoelectronic Circuit for Programming Synaptic Weights

A Hybrid CMOS/Memristive Nanoelectronic Circuit for Programming Synaptic Weights A Hybrid CMOS/Memristive Nanoelectronic Circuit for Programming Synaptic Weights Arne Heittmann and Tobias G. Noll Chair of Electrical Engineering and Computer Systems RWTH Aachen University -52062 Aachen,

More information

Influence of electrode materials on CeO x based resistive switching

Influence of electrode materials on CeO x based resistive switching Influence of electrode materials on CeO x based resistive switching S. Kano a, C. Dou a, M. Hadi a, K. Kakushima b, P. Ahmet a, A. Nishiyama b, N. Sugii b, K. Tsutsui b, Y. Kataoka b, K. Natori a, E. Miranda

More information

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology From Spin Torque Random Access Memory to Spintronic Memristor Xiaobin Wang Seagate Technology Contents Spin Torque Random Access Memory: dynamics characterization, device scale down challenges and opportunities

More information

Neuromorphic computing with Memristive devices. NCM group

Neuromorphic computing with Memristive devices. NCM group Neuromorphic computing with Memristive devices NCM group Why neuromorphic? New needs for computing Recognition, Mining, Synthesis (Intel) Increase of Fault (nanoscale engineering) SEMICONDUCTOR TECHNOLOGY

More information

Memory and computing beyond CMOS

Memory and computing beyond CMOS Memory and computing beyond CMOS Dipartimento di Elettronica, Informazione e Bioingegneria Politecnico di Milano daniele.ielmini@polimi.it Outline 2 Introduction What is CMOS? What comes after CMOS? Example:

More information

pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 /Pt memristive device

pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 /Pt memristive device Phys. Status Solidi RRL, 1 5 (2016) / DOI 10.1002/pssr.201600044 pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 Ligang Gao *, 1, Brian Hoskins 1, 2, and Dmitri

More information

Novel Devices and Circuits for Computing

Novel Devices and Circuits for Computing Novel Devices and Circuits for Computing UCSB 594BB Winter 213 Lectures 5 and 6: VCM cell Class Outline VCM = Valence Change Memory General features Forming SET and RESET Heating Switching models Scaling

More information

Supporting Information

Supporting Information Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University

More information

NRAM: High Performance, Highly Reliable Emerging Memory

NRAM: High Performance, Highly Reliable Emerging Memory NRAM: High Performance, Highly Reliable Emerging Memory Sheyang Ning,2, Tomoko Ogura Iwasaki, Darlene Viviani 2, Henry Huang 2, Monte Manning 2, Thomas Rueckes 2, Ken Takeuchi Chuo University 2 Nantero

More information

Niobium oxide and Vanadium oxide as unconventional Materials for Applications in neuromorphic Devices and Circuits

Niobium oxide and Vanadium oxide as unconventional Materials for Applications in neuromorphic Devices and Circuits Niobium oxide and Vanadium oxide as unconventional Materials for Applications in neuromorphic Devices and Circuits Martin Ziegler, Mirko Hansen, Marina Ignatov, Adrian Petraru, and Hermann Kohlstedt Nanoelektronik,

More information

1 Ionic Memory Technology

1 Ionic Memory Technology j1 1 Ionic Memory Technology An Chen Ionic memory devices based on ion migration and electrochemical reactions have shown promising characteristics for next-generation memory technology. Both cations (e.g.,

More information

Bipolar resistive switching in amorphous titanium oxide thin films

Bipolar resistive switching in amorphous titanium oxide thin films Bipolar resistive switching in amorphous titanium oxide thin films Hu Young Jeong and Jeong Yong Lee Department of Materials Science and Engineering, KAIST, Daejeon 305-701, Korea Min-Ki Ryu and Sung-Yool

More information

A short history of memristor development. R. Stanley Williams HP Labs

A short history of memristor development. R. Stanley Williams HP Labs A short history of memristor development R. Stanley Williams HP Labs Historical Background During the 1960's, Prof. Leon Chua, who was then at Purdue University, established the mathematical foundation

More information

AN ABSTRACT OF THE THESIS OF

AN ABSTRACT OF THE THESIS OF AN ABSTRACT OF THE THESIS OF Santosh Murali for the degree of Master of Science in Electrical and Computer Engineering presented on December 20, 2011. Title: Investigation of Bipolar Resistive Switching

More information

Supplementary Figure 1 Phase detection EFM measurements verifying the nature of the

Supplementary Figure 1 Phase detection EFM measurements verifying the nature of the Supplementary Figure 1 Phase detection EFM measurements verifying the nature of the accumulated charges. (a) Topographic profile and (b) EFM phase image of the region after being stimulated by a positive

More information

Cation-based resistive memory

Cation-based resistive memory Cation-based resistive memory Emerging Non-Volatile Memory Technologies Symposium San Francisco Bay Area Nanotechnology Council April 6, 2012 Michael N. Kozicki Professor of Electrical Engineering School

More information

Symetrix Corporation Background

Symetrix Corporation Background Symetrix Corporation Background Symetrix has strong history as IP provider > 25 years of development >200 U.S. and foreign patents. > $70M in research revenues, royalties and other income from development.

More information

Nonvolatile Multi-level Memory and Boolean Logic Gates Based on a Single Memtranstor

Nonvolatile Multi-level Memory and Boolean Logic Gates Based on a Single Memtranstor Nonvolatile Multi-level Memory and Boolean Logic Gates Based on a Single Memtranstor Jianxin Shen, Dashan Shang, Yisheng Chai, Yue Wang, Junzhuang Cong, Shipeng Shen, Liqin Yan, Wenhong Wang, and Young

More information

Novel Devices and Circuits for Computing

Novel Devices and Circuits for Computing Novel Devices and Circuits for Computing UCSB 594BB Winter 2013 Lecture 3: ECM cell Class Outline ECM General features Forming and SET process RESET Variants and scaling prospects Equivalent model Electrochemical

More information

Supporting Information

Supporting Information Copyright WILEY-VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2017. Supporting Information for Adv. Mater., DOI: 10.1002/adma.201602976 Direct Observations of Nanofilament Evolution in Switching

More information

Window Function Analysis of Nonlinear Behaviour of Fourth Fundamental Passive Circuit Element: Memristor

Window Function Analysis of Nonlinear Behaviour of Fourth Fundamental Passive Circuit Element: Memristor IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 3, Ver. III (May - June 217), PP 58-63 www.iosrjournals.org Window Function Analysis

More information

Stabilizing the forming process in unipolar resistance switching

Stabilizing the forming process in unipolar resistance switching Stabilizing the forming process in unipolar resistance switching using an improved compliance current limiter S. B. Lee, 1 S. H. Chang, 1 H. K. Yoo, 1 and B. S. Kang 2,a) 1 ReCFI, Department of Physics

More information

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination The Metal-Semiconductor Junction: Review Energy band diagram of the metal and the semiconductor before (a)

More information

Addressing Challenges in Neuromorphic Computing with Memristive Synapses

Addressing Challenges in Neuromorphic Computing with Memristive Synapses Addressing Challenges in Neuromorphic Computing with Memristive Synapses Vishal Saxena 1, Xinyu Wu 1 and Maria Mitkova 2 1 Analog Mixed-Signal and Photonic IC (AMPIC) Lab 2 Nanoionic Materials and Devices

More information

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of

More information

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Mahendra Pakala, Silicon Systems Group, AMAT Dec 16 th, 2014 AVS 2014 *All data in presentation is internal Applied generated data

More information

Pinched hysteresis loops are a fingerprint of square law capacitors

Pinched hysteresis loops are a fingerprint of square law capacitors Pinched hysteresis loops are a fingerprint of square law capacitors Blaise Mouttet Abstract It has been claimed that pinched hysteresis curves are the fingerprint of memristors. This paper demonstrates

More information

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Fabrication of Resistive Random Access Memory by Atomic Force Microscope Local Anodic Oxidation

Fabrication of Resistive Random Access Memory by Atomic Force Microscope Local Anodic Oxidation NANO: Brief Reports and Reviews Vol. 10, No. 2 (2015) 1550028 (8 pages) World Scienti c Publishing Company DOI: 10.1142/S1793292015500289 Fabrication of Resistive Random Access Memory by Atomic Force Microscope

More information

GMU, ECE 680 Physical VLSI Design 1

GMU, ECE 680 Physical VLSI Design 1 ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies

More information

Experimental and theoretical study of ultra-thin oxides

Experimental and theoretical study of ultra-thin oxides Semicond. Sci. Technol. 13 (1998) A155 A159. Printed in the UK PII: S0268-1242(98)91837-5 Experimental and theoretical study of ultra-thin oxides E S Daniel, D Z-Y Ting and T C McGill T J Watson Sr Laboratory

More information

Nanoimprint Lithography

Nanoimprint Lithography Nanoimprint Lithography Wei Wu Quantum Science Research Advanced Studies HP Labs, Hewlett-Packard Email: wei.wu@hp.com Outline Background Nanoimprint lithography Thermal based UV-based Applications based

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application

MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application 2011 11th Non-Volatile Memory Technology Symposium @ Shanghai, China, Nov. 9, 20112 MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application Takahiro Hanyu 1,3, S. Matsunaga 1, D. Suzuki

More information

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e) (a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line

More information

Magnetic core memory (1951) cm 2 ( bit)

Magnetic core memory (1951) cm 2 ( bit) Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM

More information

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance

More information

Chapter 12 Memristor SPICE Modeling

Chapter 12 Memristor SPICE Modeling Chapter Memristor SPICE Modeling Chris Yakopcic, Tarek M. Taha, Guru Subramanyam, and Robinson E. Pino Abstract Modeling of memristor devices is essential for memristor based circuit and system design.

More information

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti

More information

Advanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications?

Advanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications? Advanced Topics In Solid State Devices EE290B Will a New Milli-Volt Switch Replace the Transistor for Digital Applications? August 28, 2007 Prof. Eli Yablonovitch Electrical Engineering & Computer Sciences

More information

Song and Feng Pan b) * Laboratory of Advanced Materials (MOE), School of Materials Science and Engineering,

Song and Feng Pan b) * Laboratory of Advanced Materials (MOE), School of Materials Science and Engineering, Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Supplementary Information to Forming-free and self-rectifying resistive switching of the simple

More information

Scaling behaviors of RESET voltages and currents in unipolar

Scaling behaviors of RESET voltages and currents in unipolar Scaling behaviors of RESET voltages and currents in unipolar resistance switching S. B. Lee, 1 S. C. Chae, 1 S. H. Chang, 1 J. S. Lee, 2 S. Seo, 3 B. Kahng, 2 and T. W. Noh 1,a) 1 ReCOE & FPRD, Department

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures

More information

Digital Electronics Part II - Circuits

Digital Electronics Part II - Circuits Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The

More information

Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM

Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM C. Cagli 1, J. Buckley 1, V. Jousseaume 1, T. Cabout 1, A. Salaun 1, H. Grampeix 1, J. F. Nodin 1,H. Feldis 1, A. Persico 1, J.

More information

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices? EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by

More information

Trends in Nanotechnology: Self-Assembly and Defect Tolerance

Trends in Nanotechnology: Self-Assembly and Defect Tolerance Trends in Nanotechnology: Self-Assembly and Defect Tolerance (Invited paper submitted to MSTNEWS 3 January 2001) T. I. Kamins and R. Stanley Williams Quantum Science Research, Hewlett-Packard Laboratories,

More information

CS 152 Computer Architecture and Engineering

CS 152 Computer Architecture and Engineering CS 152 Computer Architecture and Engineering Lecture 12 VLSI II 2005-2-24 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Ted Hong and David Marquardt www-inst.eecs.berkeley.edu/~cs152/ Last Time: Device

More information

Lecture 6 NEW TYPES OF MEMORY

Lecture 6 NEW TYPES OF MEMORY Lecture 6 NEW TYPES OF MEMORY Memory Logic needs memory to function (efficiently) Current memories Volatile memory SRAM DRAM Non-volatile memory (Flash) Emerging memories Phase-change memory STT-MRAM (Ferroelectric

More information

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems

More information

Resistive Switching Statistics in MIM structures for Non-volatile memory applications

Resistive Switching Statistics in MIM structures for Non-volatile memory applications ESCOLA D ENGINYERIA Electronic Engineering Department Resistive Switching Statistics in MIM structures for Non-volatile memory applications A dissertation submitted by Xiaojuan Lian In fulfillment of the

More information

Wouldn t it be great if

Wouldn t it be great if IDEMA DISKCON Asia-Pacific 2009 Spin Torque MRAM with Perpendicular Magnetisation: A Scalable Path for Ultra-high Density Non-volatile Memory Dr. Randall Law Data Storage Institute Agency for Science Technology

More information

Multiple Gate CMOS and Beyond

Multiple Gate CMOS and Beyond Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS

More information

Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects

Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical eptember 2011 Interconnects Leonid Tsybeskov Department of Electrical and Computer Engineering New Jersey Institute

More information

High Dielectric Constant (k) Materials

High Dielectric Constant (k) Materials Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate ide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n +

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

An Overview of Spin-based Integrated Circuits

An Overview of Spin-based Integrated Circuits ASP-DAC 2014 An Overview of Spin-based Integrated Circuits Wang Kang, Weisheng Zhao, Zhaohao Wang, Jacques-Olivier Klein, Yue Zhang, Djaafar Chabi, Youguang Zhang, Dafiné Ravelosona, and Claude Chappert

More information

Analysis of charge-transport properties in GST materials for next generation phase-change memory devices. Fabio Giovanardi Tutor: Prof.

Analysis of charge-transport properties in GST materials for next generation phase-change memory devices. Fabio Giovanardi Tutor: Prof. Analysis of charge-transport properties in GST materials for next generation phase-change memory devices Fabio Giovanardi Tutor: Prof. Massimo Rudan The use of phase-change chalcogenide alloy films to

More information

Lecture 25. Semiconductor Memories. Issues in Memory

Lecture 25. Semiconductor Memories. Issues in Memory Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access

More information

A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology

A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology M. Kim 1, J. Kim 1, G. Park 1, L. Everson 1, H. Kim 1, S. Song 1,2,

More information

Black phosphorus: A new bandgap tuning knob

Black phosphorus: A new bandgap tuning knob Black phosphorus: A new bandgap tuning knob Rafael Roldán and Andres Castellanos-Gomez Modern electronics rely on devices whose functionality can be adjusted by the end-user with an external knob. A new

More information

Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect

Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect Supplementary Information for Non-volatile memory based on ferroelectric photovoltaic effect Rui Guo 1, Lu You 1, Yang Zhou 1, Zhi Shiuh Lim 1, Xi Zou 1, Lang Chen 1, R. Ramesh 2, Junling Wang 1* 1 School

More information

Supplementary Figure 1. Visible (λ = 633 nm) Raman spectra of a-co x layers. (a) Raman spectra of

Supplementary Figure 1. Visible (λ = 633 nm) Raman spectra of a-co x layers. (a) Raman spectra of a In te n s ity [a.u.] c In te n s ity [a.u.] 6 4 2 4 3 2 1 3 2.5 2 1.5 1 p O 2 3.5 1,5 3, 4,5 R a m a n s h ift [c m -1 ] p ris tin e 1 o C 2 o C 3 o C 4 o C 5 o C b d In te n s ity [a.u.] In te n s ity

More information

Center for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory

Center for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory Center for Spintronic Materials, Interfaces, and Novel Architectures Voltage Controlled Antiferromagnetics and Future Spin Memory Maxim Tsoi The University of Texas at Austin Acknowledgments: H. Seinige,

More information

W hen the number of stored electrons reaches statistical limits, continued scaling is more and more

W hen the number of stored electrons reaches statistical limits, continued scaling is more and more OPEN SUBJECT AREAS: ELECTRICAL AND ELECTRONIC ENGINEERING ELECTRONIC DEVICES Received 10 April 2014 Accepted 3 July 2014 Published 22 July 2014 Study of Multi-level Characteristics for 3D Vertical Resistive

More information

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

Carbon Nanotube Synaptic Transistor Network for. Pattern Recognition. Supporting Information for

Carbon Nanotube Synaptic Transistor Network for. Pattern Recognition. Supporting Information for Supporting Information for Carbon Nanotube Synaptic Transistor Network for Pattern Recognition Sungho Kim 1, Jinsu Yoon 2, Hee-Dong Kim 1 & Sung-Jin Choi 2,* 1 Department of Electrical Engineering, Sejong

More information

Flexible nonvolatile polymer memory array on

Flexible nonvolatile polymer memory array on Supporting Information for Flexible nonvolatile polymer memory array on plastic substrate via initiated chemical vapor deposition Byung Chul Jang, #a Hyejeong Seong, #b Sung Kyu Kim, c Jong Yun Kim, a

More information

The N3XT Technology for. Brain-Inspired Computing

The N3XT Technology for. Brain-Inspired Computing The N3XT Technology for Brain-Inspired Computing SystemX Alliance 27..8 Department of Electrical Engineering 25.4.5 2 25.4.5 Source: Google 3 25.4.5 Source: vrworld.com 4 25.4.5 Source: BDC Stanford Magazine

More information

Semiconductor Memories

Semiconductor Memories Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

More information

Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY

Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY Magnetic Tunnel Junctions (MTJs) Structure High density memory

More information

+ V gate M O. Trend: As k, E g. Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials. Bandgap versus Dielectric Constant (k) k k

+ V gate M O. Trend: As k, E g. Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials. Bandgap versus Dielectric Constant (k) k k Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate oxide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n

More information

CS 152 Computer Architecture and Engineering. Lecture 11 VLSI

CS 152 Computer Architecture and Engineering. Lecture 11 VLSI CS 152 Computer Architecture and Engineering Lecture 11 VLSI 2005-10-6 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: David Marquardt and Udam Saini www-inst.eecs.berkeley.edu/~cs152/ Today: State Storage

More information

Organic Device Simulation Using Silvaco Software. Silvaco Taiwan September 2005

Organic Device Simulation Using Silvaco Software. Silvaco Taiwan September 2005 Organic Device Simulation Using Silvaco Software Silvaco Taiwan September 2005 Organic Devices Simulation: Contents Introduction Silvaco TCAD Simulator Theory Models OTFT Simulation v.s Measurement OLED

More information

LECTURE 23. MOS transistor. 1 We need a smart switch, i.e., an electronically controlled switch. Lecture Digital Circuits, Logic

LECTURE 23. MOS transistor. 1 We need a smart switch, i.e., an electronically controlled switch. Lecture Digital Circuits, Logic LECTURE 23 Lecture 16-20 Digital Circuits, Logic 1 We need a smart switch, i.e., an electronically controlled switch 2 We need a gain element for example, to make comparators. The device of our dreams

More information

ENHANCEMENT OF NANO-RC SWITCHING DELAY DUE TO THE RESISTANCE BLOW-UP IN InGaAs

ENHANCEMENT OF NANO-RC SWITCHING DELAY DUE TO THE RESISTANCE BLOW-UP IN InGaAs NANO: Brief Reports and Reviews Vol. 2, No. 4 (27) 233 237 c World Scientific Publishing Company ENHANCEMENT OF NANO-RC SWITCHING DELAY DUE TO THE RESISTANCE BLOW-UP IN InGaAs MICHAEL L. P. TAN, ISMAIL

More information

Optimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride

Optimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride ISSN 8756-699, Optoelectronics, Instrumentation and Data Processing, 9, Vol. 45, No. 4, pp. 48 5. c Allerton Press, Inc., 9. Original Russian Text c Y. N. Novikov, V. A. Gritsenko, K. A. Nasyrov, 9, published

More information

SEMICONDUCTOR MEMORIES

SEMICONDUCTOR MEMORIES SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM

More information

Administrative Stuff

Administrative Stuff EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN

More information

Electrochemically controlled polymeric device: a memristor. (and more) found two years ago

Electrochemically controlled polymeric device: a memristor. (and more) found two years ago Electrochemically controlled polymeric device: a memristor (and more) found two years ago Victor Erokhin 1,2 & M.P. Fontana 1 1Department of Physics, University of Parma and CRS SOFT CNR-INFM, Viale Usberti

More information

High-Performance Programmable Memory Devices Based on Co-Doped BaTiO 3

High-Performance Programmable Memory Devices Based on Co-Doped BaTiO 3 High-Performance Programmable Memory Devices Based on Co-Doped BaTiO 3 Zhibo Yan, Yanyan Guo, Guoquan Zhang, and J.-M. Liu * Recently, resistive random access memory (RRAM) devices have attracted great

More information

Multiple-Valued Logic Memory System Design Using Nanoscale Electrochemical Cells

Multiple-Valued Logic Memory System Design Using Nanoscale Electrochemical Cells 38th International Symposium on Multiple Valued Logic Multiple-Valued Logic Memory System Design Using Nanoscale Electrochemical Cells Theodore W. Manikas, Dale Teeters The University of Tulsa, Tulsa,

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.

More information

Copyright. Yao-Feng Chang

Copyright. Yao-Feng Chang Copyright by Yao-Feng Chang 2015 The Dissertation Committee for Yao-Feng Chang Certifies that this is the approved version of the following dissertation: Intrinsic Unipolar SiO x -based Resistive Switching

More information

collisions of electrons. In semiconductor, in certain temperature ranges the conductivity increases rapidly by increasing temperature

collisions of electrons. In semiconductor, in certain temperature ranges the conductivity increases rapidly by increasing temperature 1.9. Temperature Dependence of Semiconductor Conductivity Such dependence is one most important in semiconductor. In metals, Conductivity decreases by increasing temperature due to greater frequency of

More information

Gate Carrier Injection and NC-Non- Volatile Memories

Gate Carrier Injection and NC-Non- Volatile Memories Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,

More information

Studies of resistance switching effects in metal/yba 2 Cu 3 O 7-x interface junctions

Studies of resistance switching effects in metal/yba 2 Cu 3 O 7-x interface junctions Studies of resistance switching effects in metal/yba 2 Cu 3 O 7-x interface junctions A.Plecenik 1, M.Tomasek 1, T.Plecenik 1, M.Truchly 1, J.Noskovic 1, M.Zahoran 1, T.Roch 1, M.Belogolovskii 2, M.Spankova

More information