Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices

Size: px
Start display at page:

Download "Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices"

Transcription

1 Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices Rashmi Jha and Branden Long Dept. of Electrical Engineering and Computer Science University of Toledo Toledo, Ohio, 43606, USA Ph: Flash Memory Summit 2012 Santa Clara, CA 1

2 ReRAM Materials and Switching Switching Transition Metal Oxides (TMO): HfO 2, TaOx, TiOx, NiOx, CuOx, AlOx, AlON Electrodes: Pt, Au, Ru, TiN +/-V Reset Voltage Non-Polar Top Electrode TMO Bottom Electrode Bipolar Unipolar Set Voltage Govoreanu et. al., IEDM, 2011 Kim et. al. VLSI Symp Waser et. al., Nature Materials, 2007 Unipolar Bipolar 2

3 ITRS Roadmap for Non-Volatile Memories DRAM NAND Flash PCM FeRAM STT- MRAM ReRA M Feature Size (nm) <65 Cell Area 6F 2 4 F 2 4F 2 22F 2 20F 2 4F 2,8F 2 W/E Time <10 ns 1/0.1 ms 100 ns 65 ns 35 ns <10 ns Retention 64 ms 10 y >10 y 10 y >10 y >10 y Durability > 1E16 1E4 1E9 1E14 >1E12 1E12 W/E Voltage (V) <1 Read Voltage (V) <1 Write Energy (J/ bit) 4E-15 >2E-16 6E-12 3E E-12 1E-13 3

4 Crossbar Memories with ReRAM Programming Bidirectional Diode is needed to avoid the sneak current. Reading Huang et. al., IEDM,

5 Target Device Specifications Parameters ReRAM V set ~1V I set 1µA V reset -1V I reset 1µA T switch ~ ns ROFF/RON Energy (J/bit) ~1x10-15 Parameters Diode V T+ <1V I ON+ 1µA V T- <-1V I ON- 1µA I ON /I OFF >1x10 4 Temperatures 85 C Endurance >1x10 6 Temperatures 85 C ITRS,

6 ReRAM Fabrication & Electrical Characterization Ru (BE) HfO 2 V TiN/W (TE) V G 6

7 DC Switching Characteristics ±V 1 RRAM V G 7

8 Role of Compliance Current on ReRAM Switching Compliance current (I cc ) plays a major role in governing resistance in LRS, V reset, I reset. 8

9 Durability and Retention Testing Pulse specifications: Rise/Fall Time: 10 µs Set Voltage: 3 V Reset Voltage: -2.5 V 9

10 Charge Transport Mechanism: VRS Conduction mechanism in as-fabricated (VRS) samples is governed by a combination of F-P and TAT through dielectric. Long et. al, accepted for publication, App. Phys. Lett.,

11 Charge Transport Mechanism: LRS Conduction mechanism in Low Resistance State(LRS) is governed by Ohmic conduction through dielectric. Long et. al, accepted for publication, App. Phys. Lett.,

12 Charge Transport Mechanism: HRS Conduction in High Resistance State(HRS) is governed by a combination of F-P and TAT mechanisms in dielectric. Long et. al, accepted for publication, App. Phys. Lett.,

13 Capacitance in Different Resistive States T.E. Keithley 4200 CVU T.E. C TMO C filgap T.E. TMO CVU C TMO T.E. Filament TMO CVU B.E. B.E. B.E. VRS B.E. LRS 13

14 Challenges for ReRAM Devices Necessity for Electroforming Parasitic Capacitance (C p ) and Current Overshoot High Reset Currents Variability Need for a bidirectional selector diode 14

15 Electroforming,Cp,Current Overshoot BL ReRAM I ov =I cc +I cp V G I CC C p I cp SL 15

16 C p and Overshoot Current CC:100µA Overshoot in current over the compliance current due to C p can lead to uncontrolled filament dimensions which can be a primary cause of variability. 16

17 Novel Dual-Step Forming Process A careful forming can mitigate this issue. However forming-free switching will be an ideal choice. Graduate student Branden Long has a poster in Flash Memory Summit on forming-free options. 17

18 Reset Mechanism in ReRAM RESET voltage, current, and time is a function of temperature. 18

19 Reset Mechanism in ReRAM RESET voltage, current, and time is a function of temperature. 18

20 Temperature Dependent Reset Dynamics 19

21 Temperature Dependent Reset Dynamics 19

22 Final Reset vs. Temperature Mechanism of Reset is a multiple step process: A critical power is needed to initiate the reset process Continued reset results from subsequent reoxidation of filament T.E. Filament TMO B.E. RESET T.E. Filament TMO B.E. 20

23 Conclusions Conduction mechanism in VRS is governed by F- P and TAT T.E. TMO B.E. SET Electroforming and Set process creates filaments, C p plays a role in the process. T.E. Filament B.E. Formation of filaments leads to LRS where charge transport mechanism is Ohmic TMO RESET Reset leads to the retraction/rupture of filament leading to HRS Final HRS is a T.E. function of device Filament temperature. TMO B.E. Conduction mechanism in HRS is governed by F- Filament Dimension is P and TAT highly sensitive to the compliance current 21

24 Acknowledgements National Science Foundation for funding Midwest MicroDevices LLC, Toledo, Ohio, for process metrology Sematech Incorporation 22

NRAM: High Performance, Highly Reliable Emerging Memory

NRAM: High Performance, Highly Reliable Emerging Memory NRAM: High Performance, Highly Reliable Emerging Memory Sheyang Ning,2, Tomoko Ogura Iwasaki, Darlene Viviani 2, Henry Huang 2, Monte Manning 2, Thomas Rueckes 2, Ken Takeuchi Chuo University 2 Nantero

More information

Influence of electrode materials on CeO x based resistive switching

Influence of electrode materials on CeO x based resistive switching Influence of electrode materials on CeO x based resistive switching S. Kano a, C. Dou a, M. Hadi a, K. Kakushima b, P. Ahmet a, A. Nishiyama b, N. Sugii b, K. Tsutsui b, Y. Kataoka b, K. Natori a, E. Miranda

More information

Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang

Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications Hyunsang Hwang Dept. of Materials Science and Engineering Gwangju Institute of Science and Technology (GIST), KOREA

More information

Stabilizing the forming process in unipolar resistance switching

Stabilizing the forming process in unipolar resistance switching Stabilizing the forming process in unipolar resistance switching using an improved compliance current limiter S. B. Lee, 1 S. H. Chang, 1 H. K. Yoo, 1 and B. S. Kang 2,a) 1 ReCFI, Department of Physics

More information

Resistive Random Access Memories (RRAMs)

Resistive Random Access Memories (RRAMs) Resistive Random Access Memories (RRAMs) J. Joshua Yang HP Labs, Palo Alto, CA, USA (currently) ECE Dept., Umass Amherst (Jan/2015 - ) 1 Copyright 2010 Hewlett-Packard Development Company, L.P. Resistive

More information

Resistive Memories Based on Amorphous Films

Resistive Memories Based on Amorphous Films Resistive Memories Based on Amorphous Films Wei Lu University of Michigan Electrical Engineering and Computer Science Crossbar Inc 1 Introduction Hysteretic resistive switches and crossbar structures Simple

More information

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching Nanometallic RRAM I-Wei Chen Department of Materials Science and Engineering University of Pennsylvania Philadelphia, PA 19104 Nature Nano, 6, 237 (2011) Adv Mater,, 23, 3847 (2011) Adv Func Mater,, 22,

More information

W hen the number of stored electrons reaches statistical limits, continued scaling is more and more

W hen the number of stored electrons reaches statistical limits, continued scaling is more and more OPEN SUBJECT AREAS: ELECTRICAL AND ELECTRONIC ENGINEERING ELECTRONIC DEVICES Received 10 April 2014 Accepted 3 July 2014 Published 22 July 2014 Study of Multi-level Characteristics for 3D Vertical Resistive

More information

RRAM technology: From material physics to devices. Fabien ALIBART IEMN-CNRS, Lille

RRAM technology: From material physics to devices. Fabien ALIBART IEMN-CNRS, Lille RRAM technology: From material physics to devices Fabien ALIBART IEMN-CNRS, Lille Outline Introduction: RRAM technology and applications Few examples: Ferroelectric tunnel junction memory Mott Insulator

More information

1 Ionic Memory Technology

1 Ionic Memory Technology j1 1 Ionic Memory Technology An Chen Ionic memory devices based on ion migration and electrochemical reactions have shown promising characteristics for next-generation memory technology. Both cations (e.g.,

More information

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU A Universal Memory Model for Design Exploration Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU Universal Memory Modeling because there is no universal memory device! Modeling needs in

More information

AN ABSTRACT OF THE THESIS OF

AN ABSTRACT OF THE THESIS OF AN ABSTRACT OF THE THESIS OF Santosh Murali for the degree of Master of Science in Electrical and Computer Engineering presented on December 20, 2011. Title: Investigation of Bipolar Resistive Switching

More information

Multiple Gate CMOS and Beyond

Multiple Gate CMOS and Beyond Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS

More information

Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM

Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM C. Cagli 1, J. Buckley 1, V. Jousseaume 1, T. Cabout 1, A. Salaun 1, H. Grampeix 1, J. F. Nodin 1,H. Feldis 1, A. Persico 1, J.

More information

Supplementary Materials for

Supplementary Materials for Supplementary Materials for Extremely Low Operating Current Resistive Memory Based on Exfoliated 2D Perovskite Single Crystals for Neuromorphic Computing He Tian,, Lianfeng Zhao,, Xuefeng Wang, Yao-Wen

More information

Scaling behaviors of RESET voltages and currents in unipolar

Scaling behaviors of RESET voltages and currents in unipolar Scaling behaviors of RESET voltages and currents in unipolar resistance switching S. B. Lee, 1 S. C. Chae, 1 S. H. Chang, 1 J. S. Lee, 2 S. Seo, 3 B. Kahng, 2 and T. W. Noh 1,a) 1 ReCOE & FPRD, Department

More information

A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology

A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology M. Kim 1, J. Kim 1, G. Park 1, L. Everson 1, H. Kim 1, S. Song 1,2,

More information

Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect

Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect Supplementary Information for Non-volatile memory based on ferroelectric photovoltaic effect Rui Guo 1, Lu You 1, Yang Zhou 1, Zhi Shiuh Lim 1, Xi Zou 1, Lang Chen 1, R. Ramesh 2, Junling Wang 1* 1 School

More information

TECHNOLOGY ROADMAP EMERGING RESEARCH DEVICES 2013 EDITION FOR

TECHNOLOGY ROADMAP EMERGING RESEARCH DEVICES 2013 EDITION FOR INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 01 EDITION EMERGING RESEARCH DEVICES THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS

More information

Copyright. Yao-Feng Chang

Copyright. Yao-Feng Chang Copyright by Yao-Feng Chang 2015 The Dissertation Committee for Yao-Feng Chang Certifies that this is the approved version of the following dissertation: Intrinsic Unipolar SiO x -based Resistive Switching

More information

RANDOM ACCESS MEMORY: LOW POWER OPERATION AND REDUCED VARIABILITY A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING

RANDOM ACCESS MEMORY: LOW POWER OPERATION AND REDUCED VARIABILITY A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING HFO 2 -BASED RESISTANCE SWITCHING NON-VOLATILE RANDOM ACCESS MEMORY: LOW POWER OPERATION AND REDUCED VARIABILITY A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE ON

More information

Page 1. A portion of this study was supported by NEDO.

Page 1. A portion of this study was supported by NEDO. MRAM : Materials and Devices Current-induced Domain Wall Motion High-speed MRAM N. Ishiwata NEC Corporation Page 1 A portion of this study was supported by NEDO. Outline Introduction Positioning and direction

More information

Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays

Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays Haitong Li, Student Member, IEEE, Peng Huang, Bin Gao, Member, IEEE, Xiaoyan Liu, Member, IEEE, Jinfeng Kang,

More information

Non-Volatile Memory Technology Overview

Non-Volatile Memory Technology Overview Non-Volatile Memory Technology Overview Ugo Russo, Andrea Redaelli, Roberto Bez To cite this version: Ugo Russo, Andrea Redaelli, Roberto Bez. Non-Volatile Memory Technology Overview. Norm Jouppi and Yuan

More information

Advanced and Emerging Devices: SEMATECH s Perspective

Advanced and Emerging Devices: SEMATECH s Perspective SEMATECH Symposium October 23, 2012 Seoul Accelerating the next technology revolution Advanced and Emerging Devices: SEMATECH s Perspective Paul Kirsch Director, FEP Division Copyright 2012 SEMATECH, Inc.

More information

The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science

The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science The challenges of configurable hybrid Memristor-CMOS Integrated circuits fabrication: Physics and Materials Science Gilberto Medeiros-Ribeiro HP Labs Outline Context Memristor basics Memristor fabrication

More information

Conduction Mechanisms on High Retention Annealed MgO-based Resistive Switching Memory Devices

Conduction Mechanisms on High Retention Annealed MgO-based Resistive Switching Memory Devices www.nature.com/scientificreports Received: 29 May 2018 Accepted: 25 September 2018 Published: xx xx xxxx OPEN Conduction Mechanisms on High Retention Annealed MgO-based Resistive Switching Memory Devices

More information

OXIDE BASED NON-VOLATILE RESISTANCE RANDOM ACCESS MEMORY

OXIDE BASED NON-VOLATILE RESISTANCE RANDOM ACCESS MEMORY OXIDE BASED NON-VOLATILE RESISTANCE RANDOM ACCESS MEMORY Zheng Ke School of Electrical & Electronic Engineering A thesis submitted to the Nanyang Technological University in fulfilment of the requirement

More information

Demonstration of Logic Operations in High-Performance RRAM Crossbar Array Fabricated by Atomic Layer Deposition Technique

Demonstration of Logic Operations in High-Performance RRAM Crossbar Array Fabricated by Atomic Layer Deposition Technique Han et al. Nanoscale Research Letters (2017) 12:37 DOI 10.1186/s11671-016-1807-9 NANO EXPRESS Demonstration of Logic Operations in High-Performance RRAM Crossbar Array Fabricated by Atomic Layer Deposition

More information

Engineering, University of Wisconsin-Madison, Madison, WI Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706

Engineering, University of Wisconsin-Madison, Madison, WI Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706 Radiation-Induced Effects on HfO x -Based Resistive Random Access Memory K-W Hsu 1, T-H Chang 2, L. Zhao 3, R.J. Agasie 4, T. B. Betthauser 5, R.J. Nickles 5, Y. Nishi 3, Z. Ma 2, and J.L. Shohet 1 1 Plasma

More information

The N3XT Technology for. Brain-Inspired Computing

The N3XT Technology for. Brain-Inspired Computing The N3XT Technology for Brain-Inspired Computing SystemX Alliance 27..8 Department of Electrical Engineering 25.4.5 2 25.4.5 Source: Google 3 25.4.5 Source: vrworld.com 4 25.4.5 Source: BDC Stanford Magazine

More information

Lecture 6 NEW TYPES OF MEMORY

Lecture 6 NEW TYPES OF MEMORY Lecture 6 NEW TYPES OF MEMORY Memory Logic needs memory to function (efficiently) Current memories Volatile memory SRAM DRAM Non-volatile memory (Flash) Emerging memories Phase-change memory STT-MRAM (Ferroelectric

More information

Metal Oxide Resistive Memory using Graphene Edge. Electrode

Metal Oxide Resistive Memory using Graphene Edge. Electrode 1 Metal Oxide Resistive Memory using Graphene Edge Electrode Seunghyun Lee 1*, Joon Sohn 1*, Zizhen Jiang 1, Hong-Yu Chen 1,2, H. -S. Philip Wong 1 1 Department of Electrical Engineering and Stanford SystemX

More information

Numerical modeling of resistive switching in RRAM device.

Numerical modeling of resistive switching in RRAM device. Numerical modeling of resistive switching in RRAM device. D. Niraula *, V. Karpov Department of Physics and Astronomy, The University of Toledo, Toledo, OH, USA *Corresponding author: 2801 W. Bancroft

More information

RESISTIVE-SWITCHING (RS) random access memory

RESISTIVE-SWITCHING (RS) random access memory 420 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 1, JANUARY 2013 Dependence of Read Margin on Pull-Up Schemes in High-Density One Selector One Resistor Crossbar Array Chun-Li Lo, Tuo-Hung Hou, Mei-Chin

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

Thin Solid Films 529 (2013) Contents lists available at SciVerse ScienceDirect. Thin Solid Films

Thin Solid Films 529 (2013) Contents lists available at SciVerse ScienceDirect. Thin Solid Films Thin Solid Films 529 (2013) 200 204 Contents lists available at SciVerse ScienceDirect Thin Solid Films journal homepage: www.elsevier.com/locate/tsf Resistive switching characteristics of gallium oxide

More information

O 3. /Ni RRAM for synaptic applications

O 3. /Ni RRAM for synaptic applications Semiconductor Science and Technology PAPER Understanding the gradual reset in Pt/Al O /Ni RRAM for synaptic applications To cite this article: Biplab Sarkar et al Semicond. Sci. Technol. Manuscript version:

More information

Symetrix Corporation Background

Symetrix Corporation Background Symetrix Corporation Background Symetrix has strong history as IP provider > 25 years of development >200 U.S. and foreign patents. > $70M in research revenues, royalties and other income from development.

More information

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D. cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale

More information

Supplementary Figure 1. Visible (λ = 633 nm) Raman spectra of a-co x layers. (a) Raman spectra of

Supplementary Figure 1. Visible (λ = 633 nm) Raman spectra of a-co x layers. (a) Raman spectra of a In te n s ity [a.u.] c In te n s ity [a.u.] 6 4 2 4 3 2 1 3 2.5 2 1.5 1 p O 2 3.5 1,5 3, 4,5 R a m a n s h ift [c m -1 ] p ris tin e 1 o C 2 o C 3 o C 4 o C 5 o C b d In te n s ity [a.u.] In te n s ity

More information

Supporting Information

Supporting Information Copyright WILEY-VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2017. Supporting Information for Adv. Mater., DOI: 10.1002/adma.201602976 Direct Observations of Nanofilament Evolution in Switching

More information

The Pennsylvania State University. The Graduate School. College of Engineering NON-VOLATILE FERROELECTRIC TRANSISTOR BASED MEMORY DESIGN:

The Pennsylvania State University. The Graduate School. College of Engineering NON-VOLATILE FERROELECTRIC TRANSISTOR BASED MEMORY DESIGN: The Pennsylvania State University The Graduate School College of Engineering NON-VOLATILE FERROELECTRIC TRANSISTOR BASED MEMORY DESIGN: DEVICE-CIRCUIT ANALYSIS CONSIDERING GATE LEAKAGE A Thesis in Electrical

More information

Flexible nonvolatile polymer memory array on

Flexible nonvolatile polymer memory array on Supporting Information for Flexible nonvolatile polymer memory array on plastic substrate via initiated chemical vapor deposition Byung Chul Jang, #a Hyejeong Seong, #b Sung Kyu Kim, c Jong Yun Kim, a

More information

Statistical characteristics of reset switching in Cu/HfO 2 /Pt resistive switching memory

Statistical characteristics of reset switching in Cu/HfO 2 /Pt resistive switching memory Zhang et al. Nanoscale Research Letters 2014, 9:694 NANO EXPRESS Statistical characteristics of reset switching in Cu/HfO 2 /Pt resistive switching memory Meiyun Zhang 1, Shibing Long 1*, Guoming Wang

More information

Low Power Phase Change Memory via Block Copolymer Self-assembly Technology

Low Power Phase Change Memory via Block Copolymer Self-assembly Technology Low Power Phase Change Memory via Block Copolymer Self-assembly Technology Beom Ho Mun 1, Woon Ik Park 1, You Yin 2, Byoung Kuk You 1, Jae Jin Yun 1, Kung Ho Kim 1, Yeon Sik Jung 1*, and Keon Jae Lee 1*

More information

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Mahendra Pakala, Silicon Systems Group, AMAT Dec 16 th, 2014 AVS 2014 *All data in presentation is internal Applied generated data

More information

Advanced Flash and Nano-Floating Gate Memories

Advanced Flash and Nano-Floating Gate Memories Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology

More information

High-Performance Programmable Memory Devices Based on Co-Doped BaTiO 3

High-Performance Programmable Memory Devices Based on Co-Doped BaTiO 3 High-Performance Programmable Memory Devices Based on Co-Doped BaTiO 3 Zhibo Yan, Yanyan Guo, Guoquan Zhang, and J.-M. Liu * Recently, resistive random access memory (RRAM) devices have attracted great

More information

pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 /Pt memristive device

pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 /Pt memristive device Phys. Status Solidi RRL, 1 5 (2016) / DOI 10.1002/pssr.201600044 pss Correlation between diode polarization and resistive switching polarity in Pt/TiO 2 Ligang Gao *, 1, Brian Hoskins 1, 2, and Dmitri

More information

CHARACTERISTICS AND APPLICATIONS OF NON-VOLATILE RESISTIVE SWITCHING (MEMRISTOR) DEVICE

CHARACTERISTICS AND APPLICATIONS OF NON-VOLATILE RESISTIVE SWITCHING (MEMRISTOR) DEVICE CHARACTERISTICS AND APPLICATIONS OF NON-VOLATILE RESISTIVE SWITCHING (MEMRISTOR) DEVICE by Shinhyun Choi A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of

More information

H-treatment impact on conductivefilament. formation and stability in

H-treatment impact on conductivefilament. formation and stability in H-treatment impact on conductivefilament formation and stability in Ta 2 O 5 -based resistive-switching memory cells L. Goux 1,*, J. Y. Kim 2, B. Magyari-Kope 2, Y. Nishi 2, A. Redolfi 1, M. Jurczak 1

More information

Emerging Memories: Are They

Emerging Memories: Are They Emerging Memories: Are They Stanford University Energy Efficient Enough? H. -S. Philip Wong Stanford University 2007.11.08 Center for Integrated Systems Memory Key Enabler for New Applications 256GB 8GB

More information

Mathematical Science and Engineering Division, King Abdullah University of Science. Abstract

Mathematical Science and Engineering Division, King Abdullah University of Science. Abstract Neuron-Inspired Flexible Memristive Device on Silicon (100) Mohamed T. Ghoneim, Muhammad M. Hussain Integrated Nanotechnology Lab, Electrical Engineering, Computer Electrical Mathematical Science and Engineering

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

Computational Science Studies toward Future Nano-Devices. Kenji Shiraishi. University of Tsukuba

Computational Science Studies toward Future Nano-Devices. Kenji Shiraishi. University of Tsukuba Computational Science Studies toward Future Nano-Devices Kenji Shiraishi University of Tsukuba 1 1. Introduction Contents 2. Key physics in ionic materials obtained by computational sciences. 3. Operation

More information

Novel Devices and Circuits for Computing

Novel Devices and Circuits for Computing Novel Devices and Circuits for Computing UCSB 594BB Winter 2013 Lecture 3: ECM cell Class Outline ECM General features Forming and SET process RESET Variants and scaling prospects Equivalent model Electrochemical

More information

New Approaches to Reducing Energy Consumption of MRAM write cycles, Ultra-high efficient writing (Voltage-Control) Spintronics Memory (VoCSM)

New Approaches to Reducing Energy Consumption of MRAM write cycles, Ultra-high efficient writing (Voltage-Control) Spintronics Memory (VoCSM) New Approaches to Reducing Energy Consumption of MRAM write cycles, Ultra-high efficient writing (Voltage-Control) Spintronics Memory (VoCSM) Hiroaki Yoda Corporate Research & Development Center, Toshiba

More information

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM 262144-word 16-bit CMOS UV Erasable and Programmable ROM The Hitachi HN27C4096G/CC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation. Fabricated

More information

Impact of device size and thickness of Al 2 O 3 film on the Cu pillar and resistive switching characteristics for 3D cross-point memory application

Impact of device size and thickness of Al 2 O 3 film on the Cu pillar and resistive switching characteristics for 3D cross-point memory application Panja et al. Nanoscale Research Letters 2014, 9:692 NANO EXPRESS Open Access Impact of device size and thickness of Al 2 O 3 film on the Cu pillar and resistive switching characteristics for 3D cross-point

More information

Magnetic core memory (1951) cm 2 ( bit)

Magnetic core memory (1951) cm 2 ( bit) Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM

More information

Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization

Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization J. Guy, G. Molas, P. Blaise, C. Carabasse, M. Bernard, A.

More information

Ion Beam Effect on GeSe Chalcogenide Glasses: Non-volatile Memory Array Formation, Structural Changes and Device Performance

Ion Beam Effect on GeSe Chalcogenide Glasses: Non-volatile Memory Array Formation, Structural Changes and Device Performance Ion Beam Effect on GeSe Chalcogenide Glasses: Non-volatile Memory Array Formation, Structural Changes and Device Performance M. R. Latif, T. L. Nichol, I. Csarnovics, S. Kökényesi, A. Csik 3, D.A. Tenne,

More information

Resistive Switching Statistics in MIM structures for Non-volatile memory applications

Resistive Switching Statistics in MIM structures for Non-volatile memory applications ESCOLA D ENGINYERIA Electronic Engineering Department Resistive Switching Statistics in MIM structures for Non-volatile memory applications A dissertation submitted by Xiaojuan Lian In fulfillment of the

More information

A Novel LUT Using Quaternary Logic

A Novel LUT Using Quaternary Logic A Novel LUT Using Quaternary Logic 1*GEETHA N S 2SATHYAVATHI, N S 1Department of ECE, Applied Electronics, Sri Balaji Chockalingam Engineering College, Arani,TN, India. 2Assistant Professor, Department

More information

Wei Zhang 1, Ji-Zhou Kong 1, Zheng-Yi Cao 1, Ai-Dong Li 1*, Lai-Guo Wang 1,2, Lin Zhu 1, Xin Li 1, Yan-Qiang Cao 1 and Di Wu 1

Wei Zhang 1, Ji-Zhou Kong 1, Zheng-Yi Cao 1, Ai-Dong Li 1*, Lai-Guo Wang 1,2, Lin Zhu 1, Xin Li 1, Yan-Qiang Cao 1 and Di Wu 1 Zhang et al. Nanoscale Research Letters (2017) 12:393 DOI 10.1186/s11671-017-2164-z NANO EXPRESS Bipolar Resistive Switching Characteristics of HfO 2 /TiO 2 /HfO 2 Trilayer-Structure RRAM Devices on Pt

More information

Static Behavior of Chalcogenide Based Programmable Metallization Cells. Saba Rajabi

Static Behavior of Chalcogenide Based Programmable Metallization Cells. Saba Rajabi Static Behavior of Chalcogenide Based Programmable Metallization Cells by Saba Rajabi A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved July 2014 by

More information

SN74LS153D 74LS153 LOW POWER SCHOTTKY

SN74LS153D 74LS153 LOW POWER SCHOTTKY 74LS153 The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources.

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: NTEGRATED CRCUTS DATA SEET For a complete data seet, please also download: Te C 74C/CT/CU/CMOS Logic Family Specifications Te C 74C/CT/CU/CMOS Logic Package nformation Te C 74C/CT/CU/CMOS Logic Package

More information

GMU, ECE 680 Physical VLSI Design 1

GMU, ECE 680 Physical VLSI Design 1 ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies

More information

Conduction Mechanism of Valence Change Resistive Switching Memory: A Survey

Conduction Mechanism of Valence Change Resistive Switching Memory: A Survey Electronics 2015, 4, 586-613; doi:10.3390/electronics4030586 Review OPEN ACCESS electronics ISSN 2079-9292 www.mdpi.com/journal/electronics Conduction Mechanism of Valence Change Resistive Switching Memory:

More information

Bipolar resistive switching in metal-insulator-semiconductor nanostructures based on silicon nitride and silicon oxide

Bipolar resistive switching in metal-insulator-semiconductor nanostructures based on silicon nitride and silicon oxide Journal of Physics: Conference Series PAPER OPEN ACCESS Bipolar resistive switching in metal-insulator-semiconductor nanostructures based on silicon nitride and silicon oxide To cite this article: M N

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2015.221 Nanoscale cation motion in TaO x, HfO x and TiO x memristive systems Supplementary Information Anja Wedig, Michael Luebben, Deok-Yong Cho, Marco Moors,

More information

Access from the University of Nottingham repository:

Access from the University of Nottingham repository: ElHassan, Nemat Hassan Ahmed (2017) Development of phase change memory cell electrical circuit model for non-volatile multistate memory device. PhD thesis, University of Nottingham. Access from the University

More information

Fabrication of Resistive Random Access Memory by Atomic Force Microscope Local Anodic Oxidation

Fabrication of Resistive Random Access Memory by Atomic Force Microscope Local Anodic Oxidation NANO: Brief Reports and Reviews Vol. 10, No. 2 (2015) 1550028 (8 pages) World Scienti c Publishing Company DOI: 10.1142/S1793292015500289 Fabrication of Resistive Random Access Memory by Atomic Force Microscope

More information

Wouldn t it be great if

Wouldn t it be great if IDEMA DISKCON Asia-Pacific 2009 Spin Torque MRAM with Perpendicular Magnetisation: A Scalable Path for Ultra-high Density Non-volatile Memory Dr. Randall Law Data Storage Institute Agency for Science Technology

More information

Cation-based resistive memory

Cation-based resistive memory Cation-based resistive memory Emerging Non-Volatile Memory Technologies Symposium San Francisco Bay Area Nanotechnology Council April 6, 2012 Michael N. Kozicki Professor of Electrical Engineering School

More information

ALD deposited ferroelectric HfO 2

ALD deposited ferroelectric HfO 2 ALD deposited ferroelectric HfO 2 S. Slesazeck 1, U. Schroeder 1, E. Yurchuk 1, J. Müller 2, S. Müller 1, D. Martin 1, T. Schenk 1, C. Richter 1,C. Adelmann 3, S. Kalinin 5, A. Kersch 7, and T. Mikolajick

More information

Memory and computing beyond CMOS

Memory and computing beyond CMOS Memory and computing beyond CMOS Dipartimento di Elettronica, Informazione e Bioingegneria Politecnico di Milano daniele.ielmini@polimi.it Outline 2 Introduction What is CMOS? What comes after CMOS? Example:

More information

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

More information

Memory Trend. Memory Architectures The Memory Core Periphery

Memory Trend. Memory Architectures The Memory Core Periphery Semiconductor Memories: an Introduction ti Talk Overview Memory Trend Memory Classification Memory Architectures The Memory Core Periphery Reliability Semiconductor Memory Trends (up to the 90 s) Memory

More information

NEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits

NEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits NEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits T.-J. K. Liu 1, N. Xu 1, I.-R. Chen 1, C. Qian 1, J. Fujiki 2 1 Dept. of Electrical Engineering and Computer Sciences University of

More information

Random Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.

Random Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr. DRAM & SRAM Design Random Access Memory Volatile memory Random access is possible if you know the address DRAM DRAM Dynamic Random Access Memory SRAM Static Random Access Memory SRAM Cell Structure Power

More information

Is 2017 the Year of Emerging Memories?

Is 2017 the Year of Emerging Memories? Is 2017 the Year of Emerging Memories? Dr. Seshubabu Desu Chief Technology Officer 4DS Memory Limited Fremont, CA sbdesu@gmail.com FMS-August 2017 DRAM Scaling Limita?ons Challenges Structural Capacitor

More information

Compact Models for Giga-Scale Memory System. Mansun Chan, Dept. of ECE, HKUST

Compact Models for Giga-Scale Memory System. Mansun Chan, Dept. of ECE, HKUST Compact Models for Giga-Scale Memory System Mansun Chan, Dept. of ECE, HKUST Memory System Needs BL0 Bitline Precharge Circuits BLn WL Read Address Address Decoder H.-S. P. Wong, Stanford Timing Circuits

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

Supplementary Figures

Supplementary Figures Supplementary Figures Supplementary Figure S1 - Steady state emfs for the OFF state and the RESET transition from ON to OFF state corresponding to a dissolution of the filament The dissolution is induced

More information

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description. 8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as

More information

Developing IoT-Based Factory Automation Using F-RAM

Developing IoT-Based Factory Automation Using F-RAM Developing IoT-Based Factory Automation Using F-RAM Douglas Mitchell Flash Memory Summit 2018 Santa Clara, CA 1 INDUSTRIAL SYSTEMS TODAY Industry 4.0 The smart factory, Cyber-physical systems monitor factory

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures

More information

Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors

Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors Journal of the Korean Physical Society, Vol. 44, No. 1, January 2004, pp. 112 116 Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors Y. K. Park, Y. S. Ahn, S. B. Kim, K. H. Lee, C. H.

More information

Bipolar resistive switching in amorphous titanium oxide thin films

Bipolar resistive switching in amorphous titanium oxide thin films Bipolar resistive switching in amorphous titanium oxide thin films Hu Young Jeong and Jeong Yong Lee Department of Materials Science and Engineering, KAIST, Daejeon 305-701, Korea Min-Ki Ryu and Sung-Yool

More information

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409 a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS

More information

A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies

A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies Model download website: mtj.umn.edu Jongyeon Kim 1, An Chen 2, Behtash Behin-Aein 2, Saurabh Kumar 1,

More information

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS TECNICAL DATA 8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SIFT RESISTER igh-performance Silicon-ate CMOS The may be used as a level converter for interfacing TTL or NMOS outputs to high-speed CMOS inputs. The is

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication

Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication Xia L,Gu P,Li B et al. Technological exploration of RRAM crossbar array for matrix-vector multiplication. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY 31(1): 3 19 Jan. 2016. DOI 10.1007/s11390-016-1608-8

More information

MaxCaps Next Generation Dielectrics for Integrated Capacitors

MaxCaps Next Generation Dielectrics for Integrated Capacitors MaxCaps Next Generation Dielectrics for Integrated Capacitors Guenther Ruhl Infineon Technologies AG Σ! 2365 Semicon Europa 2011 Dresden, October 11, 2011 October 11, 2011 1 Outline Introduction MaxCaps

More information

74LS195 SN74LS195AD LOW POWER SCHOTTKY

74LS195 SN74LS195AD LOW POWER SCHOTTKY The SN74LS95A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped

More information

Towards Universal Non-Volatile Resistance Switching in Nonmetallic Monolayer Atomic Sheets

Towards Universal Non-Volatile Resistance Switching in Nonmetallic Monolayer Atomic Sheets Towards Universal Non-Volatile Resistance Switching in Nonmetallic Monolayer Atomic Sheets Ruijing Ge* 1, Xiaohan Wu* 1, Myungsoo Kim 1, Harry Chou 1, Sushant Sonde 2,3, Li Tao 1,4, Jack C. Lee 1 and Deji

More information