A Precision SiGe Reference Circuit Utilizing Si and SiGe Bandgap Voltage Differences
|
|
- Maximilian Alexander
- 6 years ago
- Views:
Transcription
1 392 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 2, FEBRUARY 2017 A Precision SiGe Reference Circuit Utilizing Si and SiGe Bandgap Voltage Differences Yi Huang, Student Member, IEEE, and Laleh Najafizadeh, Member, IEEE Abstract Silicon germanium (SiGe) BiCMOS technology platform provides designers with a unique opportunity to have access to both Si Si and SiGe Si p-n junctions. By taking advantage of the coexistence of these two p-n junctions, this paper presents a new temperature compensation technique for SiGe reference circuits. The source of the appearance of curvature in the thermal characteristics of reference circuits is due to the fact that the temperaturedependent nonlinearities in the base emitter junction are not completely canceled across the temperature range of interest. Here, it is shown that under specific biasing conditions, the two Si Si and SiGe Si p-n junction voltages exhibit similar nonlinear temperature dependences. As such, a two-step temperature compensation technique is proposed: first, via a weighted subtraction of two currents, one proportional to the base emitter junction of Si BJT and the other proportional to the base emitter junction of SiGe heterojunction bipolar transistor, major nonlinear temperature-dependent terms are canceled; second, via the addition of a proportional to the absolute temperature current, the remaining linear temperature-dependent term is canceled. As a result of this two-step temperature compensation technique, an output voltage proportional to the difference of the bandgap voltages of Si and SiGe can be obtained. The proposed compensation technique is utilized to implement a precision reference circuit in IBM s SiGe BiCMOS 8HP technology. Measurement results verify the stability of the circuit against temperature variations. As the generated output voltage of the circuit is proportional to the difference of Si and SiGe bandgap voltages, the proposed circuit can be utilized to experimentally evaluate the Geinduced bandgap offset in a given SiGe technology platform. Index Terms Bandgap engineering, bandgap, bandgap reference circuits (BGRs), curvature compensation, reference circuits, silicon (Si) bipolar junction transistor (BJT), Silicon germanium (SiGe) heterojunction bipolar transistor (HBT). I. INTRODUCTION SILICON GERMANIUM (SiGe) BiCMOS technology, by offering high-speed, low-noise bandgap-engineered heterojunction bipolar transistors (HBTs) while maintaining Manuscript received October 12, 2016; revised November 28, 2016; accepted December 16, Date of publication January 5, 2017; date of current version January 20, This work was supported in part by the National Science Foundation under Award This paper was presented in part at the IEEE ISCAS The review of this paper was arranged by Editor G. Niu. (Corresponding author: Laleh Najafizadeh.) Y. Huang is with the Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ 08854, USA, and also with Intersil Corporation, Bridgewater, NJ USA. L. Najafizadeh is with the Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ USA ( laleh.najafizadeh@rutgers.edu). Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TED integration capability with conventional silicon (Si) CMOS [1], [2], has emerged as a promising technology platform for the realization of a wide variety of analog, RF, and mixed-signal circuits [3] [6]. High precision reference circuits are needed in these and virtually all electronic systems. A key requirement of reference circuits is to generate a robust voltage that is invariant against temperature variations. Any variations in the reference voltage will directly affect the performance of the overall system (for example, the resolution of data converters). The most commonly used topology for the realization of reference circuits is the bandgap reference (BGR) [7]. A BGR is designed to generate an output voltage that is referred to the bandgap energy of the background semiconductor material. In Si-based BGR circuits, the relation to the bandgap energy can be established through the base emitter voltage (V BE ). However, V BE also depends linearly ( T ) and nonlinearly ( [T ln(t )]) to the temperature. Traditionally, a proportional to the absolute temperature (PTAT) component is created to cancel the linear-dependent term of V BE, known as the complementary to the absolute temperature (CTAT) term [7]. The major problem with this approach is that the output of BGRs will still be dependent on the temperature (due to the existence of [T ln(t )] terms), limiting their application for high-performance electronics. To date, a variety of high-order temperature compensation solutions have been proposed to cancel the nonlinear temperature effects. In Si-based technologies, the majority of the solutions are based on expressing V BE by its Taylor series, and canceling the temperature dependencies to few degrees via various design techniques [7]. For example, in [8], the temperature dependence is canceled up to the second order via creating PT AT 2 components. In other approaches, nonlinear temperature-dependent components are generated and used to improve the temperature stability of reference circuits [9] [11]. Recently, a curvature compensation technique exploiting the bandgap narrowing effect was also proposed [12] to actively adjust the temperature characteristics of the BJT used in the circuit. Compared with the Si-based technology, in SiGe BiCMOS technology, a relatively smaller amount of work exists for reference circuits. A first-order temperature compensated BGR circuit was realized in [13] to demonstrate the feasibility of this technology for implementing BGRs. The influence of Ge grading on the temperature characteristics of SiGe-based reference circuits was investigated in [14] and [15], demonstrating that Ge grading can impact the accuracy of references. Temperature characteristics of the current gain (β) ofsige IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See for more information.
2 HUANG AND NAJAFIZADEH: PRECISION SIGE REFERENCE CIRCUIT 393 HBTs were also exploited in [3] and [16] for high-order temperature compensation. Recently, HBTs operating in their inverse-mode region were also utilized for realizing reference circuits [17]. While, these circuits have been shown to operate reliably at temperatures as low as 1 K [16], their accuracy has not yet reached the level of their Si-based BGR counterparts. In this paper, a new compensation technique for SiGe reference circuits is presented to improve their thermal stability. The proposed technique is motivated by two key observations: the existence of two p-n junctions in SiGe technology platforms-the Si Si p-n junction [through vertical p-n-p (VPNP) devices] and the SiGe Si p-n junction (through n-p-n HBTs), and the dependence of temperature-induced nonlinearities of V BE on the temperature order of the collector current. As the source of the curvature appearance in the thermal characteristics of reference circuits is due to the fact that the temperature-dependent nonlinearities in V BE are not completely canceled across the temperature range of interest, the proposed approach utilizes both Si Si and SiGe Si junctions, which exhibit similar temperature-dependent nonlinearities, under specific biasing conditions, to perform temperature compensation. The initial compensation concept was first presented in [18]. Here, the extensive theoretical discussions are presented, and the experimental results are provided. Furthermore, it is shown that the proposed reference circuit generates an output voltage that is related to the difference in the bandgap voltages of Si and SiGe. As such, it can also be utilized to experimentally estimate the Ge-induced bandgap offset in a given SiGe technology. The rest of this paper is organized as follows. In Section II, the proposed compensation technique is presented. The design of a current-mode reference circuit employing the proposed compensation technique is described in Section III. Experimental results are provided in Section IV, followed by discussions about the proposed technique in Section V. Finally, this paper is concluded in Section VI. II. PROPOSED COMPENSATION TECHNIQUE In a typical SiGe BiCMOS technology platform, the designer has access to SiGe n-p-n HBTs as well as substrateisolated Si VPNP transistors [19]. To describe the proposed compensation technique, we first review the temperature characteristics of the base emitter junction in Si BJTs and SiGe HBTs. If a Si BJT transistor is biased such that its collector current (I C,BJT ) follows: I C,BJT (T ) = I C0,BJT ( T ) θbjt (1) where T and are the absolute and reference temperatures in kelvin, respectively, I C0,BJT is the collector current at, and θ BJT represents the order of the temperature dependency of the collector current, its base emitter voltage (V BE,BJT ) can be described as [20] V BE,BJT (T ) = V G0,Si [V G0,Si V BE0BJT ] T kt ( ) T q (η θ BJT) ln (2) Fig. 1. Energy band diagram for the Si BJT and the SiGe HBT (after [2]). where V G0,Si is the extrapolated bandgap voltage of Si at 0 K (V G0,Si = (1/q)[E g0 E app gb ], with E g0 and E app gb being the bandgap energy of Si under low doping and in the presence of heavy doping, respectively, and q being the electron charge), V BE0BJT is the base emitter voltage at, k is the Boltzmann constant, and η is a positive constant [21]. Reordering the terms in (2), V BE,BJT (T ) can be rewritten as (3) as shown at the bottom of the next page, highlighting its two temperaturedependent terms: the linear term ( T ) and the nonlinear term ( [T ln(t )]). In the case of SiGe HBT, the energy band diagram of a graded-base SiGe HBT is shown in Fig. 1 and is compared with that of the BJT [2], [22]. The introduction of compositionally graded Ge in the base (shown by the dashed lines) results in a finite band offset at the emitter base junction ( E g,ge0 ) and a larger band offset at the collector base junction ( E g,ge_wb ), compared with its Si counterpart. The Ge grading ( E g,ge(grade) ) is expressed as E g,ge(grade) = E g,ge_0 E g,ge_wb. If the SiGe HBT is biased such that its collector current (I C,HBT ) follows: I C,HBT (T ) = I C0,HBT ( T ) θhbt (4) where I C0,HBT is the collector current at and θ HBT denotes the order of the temperature dependence of the collector current, and the temperature characteristics of its base emitter voltage (V BE,HBT ) is expressed as [2] V BE,HBT (T ) = V G0,SiGe [V G0,SiGe V BE0HBT ] T kt ( ) T q (l θ HBT) ln ( ) kt q ln 1 exp Eg,Ge(grade) 0 k ( ) Eg,Ge(grade) 1 exp kt { ( )} kt q ln T0 E g,ge(grade). (5) T E g,ge(grade)0 In (5), V G0,SiGe is the extrapolated bandgap voltage of SiGe at 0K, V BE0HBT and E g,ge(grade)0 are the base emitter voltage and the Ge grading-induced bandgap offset at, respectively, and l is a positive constant. Assuming the temperature dependence of Ge grading ( E g,ge(grade) ) is negligible [2], rearranging the terms in (5) results in (6), as shown at the bottom of the next page, where the linear and nonlinear
3 394 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 2, FEBRUARY 2017 Fig. 2. Simulated deviation from linearity in V BE,BJT and V BE,HBT for different biasing conditions. temperature-dependent terms have been highlighted. Since the Ge-induced bandgap offset is typically around 100 mev [1], the second nonlinear term in (6) can be neglected over conventional temperature ranges of interest (e.g., commercial, industrial, or military). Neglecting the second nonlinear term in (6), and comparing (3) and (6), one can see that both V BE,BJT and V BE,HBT exhibit similar temperature-dependent terms: T and [T ln(t )]. The presence of similar temperature-dependent nonlinear term in both V BE,BJT and V BE,HBT suggests that through proper biasing (θ BJT and θ HBT ) of the two transistors and appropriate weighted subtraction of the two junction voltages, the nonlinear term [T ln(t )] can be canceled. Fig. 2 shows the deviation from linearity for the base emitter voltage of a Si BJT and a SiGe HBT (with identical emitter areas) versus temperature for two different biasing conditions (collector current being temperature independent, and collector current being PTAT), obtained through simulations. The deviation from linearity was obtained by drawing a line between V BE s at the two temperature ends, and then subtracting this line from simulated data [14]. The figure indicates that the deviation from linearity in both transistors decreases as the order of the temperature dependence of the collector current increases. In addition, one can see that the deviation from linearity of the BJT is closest to that of HBT if the BJT is biased with temperature-independent collector current and the HBT is biased with a PTAT collector current. The expression for the weighted subtraction of the two voltages is described in (7) as shown at the bottom of this page, where A 1 and A 2 represent the coefficients of the linear term ( T ) in (3) and (6), respectively. Note that due to the inclusion of the graded Ge into the base of SiGe HBTs, V G0,SiGe is a smaller value than V G0,Si. We now summarize the proposed two-step compensation technique to minimize the temperature dependence of the SiGe reference circuit. Step 1: The temperature characteristics of the biasing currents (θ BJT and θ HBT ) and the weighted subtraction coefficients α 1 and α 2 are set, such that the coefficient of the nonlinear term [T ln(t )] is set to zero, that is α 1 = l θ HBT 1. (8) α 2 η θ BJT Equation (8) depends on parameters η and l, which are typically between 3 and 4 [14]. As a rough estimate, if we assume η = l, to keep the ratio in (8) a positive value, the order of the temperature dependence of the I C,HBT (i.e., θ HBT ) needs to be set to be smaller by one unit than that of I C,BJT (i.e., θ BJT ). For example, if the collector current of the Si BJT is designed to be PTAT (i.e., θ BJT = 1 in (1)), then I C,HBT needs to be temperature independent [i.e., θ HBT = 0in(4)]. A temperature-independent current, to the first order, can be generated through the summation of a PTAT current and a CTAT current. Alternatively, the BJT can be biased with a PTAT 2 current (i.e., θ BJT = 2), while the HBT is biased with a PTAT current (i.e., θ HBT = 1). [ VG0,Si V BE0BJT V BE,BJT (T ) = V G0,Si k ] q ln() (η θ BJT) linear coefficient (A 1 ) [ k T ] q (η θ BJT) [T ln(t )]. nonlinear [ VG0,SiGe V V BE,HBT (T ) = V G0,SiGe BE0HBT k ( (l θ q ln T0 HBT 1) [ ( )] E )] g,ge(grade) Eg,Ge(grade)0 1 exp T E g,ge(grade)0 k [ k ] q (l θ HBT 1) [T ln(t )] nonlinear 1 [ kt + linear coefficient (A 2 ) ( ( q ln 1 exp E ))] g,ge(grade) kt nonlinear 2 α 1 V BE,BJT (T ) α 2 V BE,HBT (T ) =[α 1 V G0,Si α 2 V G0,SiGe ] [α 1 A 1 α 2 A 2 ] T weighted difference weighted difference of bandgap voltages of linear terms k q [α 1(η θ BJT ) α 2 (l θ HBT 1)] [T ln(t )] (7) weighted difference of nonlinear terms (3) (6)
4 HUANG AND NAJAFIZADEH: PRECISION SIGE REFERENCE CIRCUIT 395 Step 2: In the second step, the linear term in (7) will be canceled. This can be achieved through the addition of a PTAT component, such that the linear coefficient of the PTAT current (α 3 )issetso α 3 = α 1 A 1 α 2 A 2. (9) Once the temperature-dependent parameters in (7) are canceled, a temperature-independent output voltage related to the weighted subtraction of the two bandgap voltages of Si and SiGe is obtained. Note that, in this step, for the complete cancellation to be realizable through the addition of the PTAT component, one has to make sure that the coefficient [α 1 A 1 α 2 A 2 ] in (7) remains positive after the direct cancellation of the nonlinear terms. Using (8), and denoting C 1 = (V G0,Si V BE0BJT )/, C 2 = (V G0,SiGe V BE0HBT )/, and C 3 = ( E g,ge(grade) / E g,ge(grade)0 )[1 exp ( E g,ge(grade)0 /(k ) ) ] in (6), [α 1 A 1 α 2 A 2 ] can be expressed as [ [α 1 A 1 α 2 A 2 ]=α 1 C 1 η θ ] BJT l θ HBT 1 C 2 + k q α η θ BJT 1 l θ HBT 1 ln(c 3). (10) The choice of emitter area for Si BJT and SiGe HBT and their collector currents (defining V BE0BJT and V BE0HBT ) should then be made in a way that (10) remains a positive value. III. DESIGN EXAMPLE In this section, the design of a current-mode reference circuit utilizing the proposed temperature compensation technique is described. The circuit consists of four main circuit blocks: the Si-based current generator, the SiGe-based current generator, the PTAT current generator, and the V REF generator. Without loss of generality, for the realization of step 1 of the proposed solution, in this design, the BJT is biased with a PTAT current (i.e., θ BJT = 1) and the HBT is biased with a temperature-independent current (i.e., θ HBT 0). A. Si-Based Current Generator The schematic of the Si-based current generator is shown on the left side of Fig. 3. A VPNP transistor (Q 1 )isbiased by a PTAT current I PTAT1. The PTAT current generator circuit will be discussed in Section III-C. The base emitter voltage of Q 1 falls across resistor R 1, generating current I 1 related to V EB of Q 1 as I 1 (T ) = V EB,Q 1 (T ) = I VBE,BJT (T ) (10) R 1 where V EB,Q1 (T ) follows (3) with θ BJT = 1. Transistors M 1 and M 2 and M 3 and M 4 form a cascode current mirror, and M 5 is the feedback transistor [21]. Capacitor C 1 is added in the circuit to stabilize the loop. B. SiGe-Based Current Generator The schematic of the SiGe-based current generator circuit is shown on the right side of Fig. 3. The operation of this circuit is similar to that of the Si-based current generator discussed above, except that the HBT (Q 2 ) is now biased Fig. 3. Schematic of the Si-based and SiGe-based current generator circuits. Fig. 4. Schematic of the PTAT current generator circuits. with a current (I REF,1st_order ) that is temperature independent to the first order (i.e., θ HBT 0). This current is generated through the weighted addition of the PTAT current and the current generated through the Si-based current generator (I 1 ), which decreases as the temperature increases. Proper weights (K c and K p ) are realized through the aspect ratio of the transistors used in the current mirrors. A sink to source current converter, consisting of transistors M SS1 -M SS6,isusedforthe current conversion. The base emitter voltage of HBT Q 2 falls across resistor R 2, generating current I 2 as I 2 (T ) = V BE,Q 2 (T ) = I VBE,HBT (T ) (11) R 2 where V BE,Q2 (T ) follows (6) with θ HBT 0. C. PTAT Current Generator The schematic of the PTAT current generator with its startup circuit [23] (consisting of transistors M S1 M S4 )isshownin Fig. 4. The core of the PTAT current generator (right side of Fig. 4) consists of MOSFET transistors M 11 M 14,HBTs Q 3 and Q 4, and the resistor R 3. The PTAT current circuit can also be made using BJTs. We have used HBTs, since they offer significantly higher current gain compared with BJTs, to minimize the influence of base currents. In this circuit, a folded-cascode op-amp with large dc gain [11] is designed to enforce identical voltage levels at the inverting and noninverting input terminals (nodes A and B), ensuring that the currents I 3 and I 4 are identical. The emitter area of transistor Q 3 is designed to be eight times larger than that of Q 4. The difference between the base emitter voltages of the
5 396 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 2, FEBRUARY 2017 Fig. 5. Left: schematic of the V REF generator circuit. Right: die microphotograph of the circuit. Fig. 6. Simulation results for I VBE,BJT and I VBE,HBT (left), and I PTAT, and the weighted subtraction of I VBE,BJT and I VBE,HBT (right). two transistors falls across the resistor R 3, generating PTAT currents I 3 and I 4 following [15]: I 3 (T ) = V BE,Q4(T ) V BE,Q3 (T ) R 3 = k ln(n) T = I PTAT (T ) qr 3 (12) where n represents the emitter area ratio of transistors Q 3 and Q 4 (here n = 8). D. V REF Generator After the generation of the Si-based, the SiGe-based, and the PTAT currents, a circuit needs to be implemented to properly add the PTAT current to the weighted subtraction of the Si-based and SiGe-based currents, so a temperatureindependent output voltage is generated. As discussed, the nonlinear temperature-dependent components are canceled through the weighted subtraction of Si-based and SiGe-based currents, and the remaining linear temperature-dependent component is canceled through the addition of the PTAT current. Fig. 5 shows the simplified schematic of the V REF generator circuit. Mirrored versions of the Si-based current and the PTAT current will be added properly together at node V REF, while a portion related to the SiGe-based current will be taken away to implement the weighted subtraction step. As such, V REF (T ) is expressed as (13) as shown at the bottom of this page, where K 1, K 2,andK 3 are determined by the aspect ratio of the corresponding mirroring transistors. We now proceed with finding the required design equations, such that V REF becomes a temperature stable voltage. Following (8), to cancel the nonlinear temperature-dependent component, we will have: α 1 = K 1 R 2 = l θ HBT 1. (14) α 2 K 2 R 1 η θ BJT Since in this design, θ HBT 0andθ BJT = 1, and assuming l η, (14) simplifies to K 1 = R 1. (15) K 2 R 2 To cancel the linear temperature-dependent term, α 3 in (14) should be set, such that (9) is satisfied. Assuming θ BJT = 1, θ HBT 0, and l η, the equation for canceling the linear term is obtained as (16) as shown at the bottom of this page. Once conditions (15) and (16) are satisfied, the output voltage, related to the difference in the bandgap voltages of Si and SiGe junctions, is obtained as R 4 V REF = K 1 (V G0,Si V G0,SiGe ). (17) R 1 These theoretically driven equations can provide guidance and insight to designers on how to select circuit design parameters (resistor values, current mirror ratios, and emitter area ratios) to achieve an optimum temperature coefficient (TC). Fig. 6 shows the simulations results for I PTAT, I VBE,BJT and I VBE,HBT, and their weighted subtraction, in this design, respectively. IV. MEASUREMENT RESULTS The proposed reference circuit was fabricated in IBM s SiGe 8HP BiCMOS technology. P + polysilicon resistors were used for all resistors, since their TC is very small. Commoncentroid layout technique was employed for the realization of the current mirrors to minimize the effect of mismatch. The die microphotograph is shown in Fig. 5. The die was mounted in a 28 pin ceramic DIP package and wirebonded. The package was inserted into a zero-insertion-force socket soldered on a printed circuit board. Temperature characterization was performed using a ThermoJet ES precision temperature cycling system from SP Scientific [24]. To minimize the loading effects of the measurement equipment, unity gain buffers were also incorporated. V REF (T ) = R 4 [K 1 I VBE,BJT (T ) K 2 I VBE,HBT (T ) + K 3 I PTAT (T )] (13) [ ] [ ] [ ] R 4 R 4 R 4 k ln(n) = K 1 V EB,BJT (T ) K 2 V BE,HBT (T ) + K 3 T R 1 R 2 qr 3 α 1 α 2 α 3 K 3 = qr [ 3 VG0,Si V G0,SiGe V BE0BJT + V BE0HBT K 1 k ln(n)r 2 + k ( [ q ln Eg,Ge(grade) 1 exp E g,ge(grade)0 ( Eg,Ge(grade)0 k )])] (16)
6 HUANG AND NAJAFIZADEH: PRECISION SIGE REFERENCE CIRCUIT 397 TABLE I PERFORMANCE COMPARISON OF THE PROPOSED REFERENCE CIRCUIT WITH PRIOR SiGe-BASED BGRs Fig. 7. Measured output voltage of the proposed reference circuit as a function of temperature. Fig. 7 shows the measured results for V REF of three samples from different wafers as a function of temperature. Operating with a power supply of 3 V, unit 1 provides the best overall thermal performance with a TC of 17.0 ppm/ C across ( 40 : 70) C. The averaged TC for all measured samples across ( 40 : 70) Cis24.9 ppm/ C. Incorporating trimming networks would further improve the TC. One important performance measure for BGR circuits is the power supply rejection ratio (PSRR), which is indicative of how well they can reject the power supply noise. PSRR of the proposed circuit was measured at 70 C, 30 C, 0 Cand 20 C. As shown in Fig. 8, at all temperature points, the circuit shows PSRR less than 40 db at 10 Hz and less than 30 db up to 100 khz. While this PSRR is comparable with that of voltage references in [13] and [25], it can be further improved by employing PSRR enhancement techniques such as the one proposed in [26]. Table I compares the performance of the proposed circuit with some of previously designed SiGe-based BGR circuits. While a direct comparison is not possible (due to differences in technology, design, and reported temperature ranges for TC), the proposed reference circuit offers the smallest TC for the best case and comparable TC for the average across three units, against temperature variations, verifying the effectiveness of the proposed compensation technique. V. DISCUSSION The proposed temperature compensation technique, by taking advantage of the availability of two types of p-n junctions, offers a new promising approach for designing highly stable reference circuits in SiGe BiCMOS technology platforms. To further evaluate the robustness of the circuit against process and mismatch variations, Monte Carlo Fig. 8. Measured PSRR of the proposed reference circuit at four different temperatures. Fig. 9. Distributions of V REF, from Monte Carlo simulation of 1000 runs, left figure for mismatch only, and right figure for mismatch and process variation. simulations of 1000 runs as well as corner simulations were performed. Fig. 9 shows the result of Monte Carlo simulations at 25 C. The coefficient of variation (σ/μ) [27] for V REF is obtained as 2.10% when mismatch is considered, and 2.83% when both mismatch and process variations are considered. Major sources of mismatch in reference circuits include mismatch in current mirrors, transistors, and resistors. Mismatch in transistors and resistors was minimized using layout techniques for transistors, and realizing resistors with p + polysilicon, which offers small temperature and voltage coefficients, respectively. The observed variations could be due to mismatch in current mirrors (which have also been identified as the dominant error in BGRs [28]). The coefficient of variation and the TC can be further improved by including trimming networks for R 1 -R 3, specifically for R 3, since the PTAT current plays a major role in generating I PTAT, I VBE,BJT, and I VBE,HBT. Table II summarizes the simulation results for MOS transistors corners. TC shows larger variations across process corners when T > 85 C is considered (e.g., military temperature range). This observation could be due to the fact
7 398 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 2, FEBRUARY 2017 TABLE II TC AT TRANSISTOR CORNERS that at high temperatures, the PTAT current dominates the overall behavior, due to changes in the op-amp loop gain and the offset voltage. While the measurement results exhibited small TC verifying the effectiveness of the proposed approach in realizing precise SiGe references, the output voltage still revealed some levels of temperature sensitivity. Possible reasons for the observed variations include the following. First, in the design example, it was considered that θ HBT 0 to the first order. In practice, an exact θ HBT = 0 is not achieved and some degree of temperature variability will exist. Deviation from θ HBT = 0 will introduce temperature sensitivity. Alternative solutions can be considered (e.g., θ HBT = 1and θ BJT = 2) to realize the proposed compensation approach. Second, post-fabrication variations, measurement setup (e.g., the mechanical stress of the ceramic DIP packages [29]), and current mirror mismatch (as discussed above), could also have introduced variations during the measurement. Resistive trimming networks can be employed to minimize such variations. An interesting aspect of the proposed compensation technique is that this circuit generates an output voltage that is related to the difference of the bandgap voltages of Si and SiGe. As such, it can be utilized to experimentally estimate the Ge-induced bandgap offset for different Ge grading profiles. In the circuit presented in this paper, the resistors R 1 and R 2 in Fig. 3 were set to 25.7 k, resistor R 4 in Fig. 5 was set to k, and the mirroring ratios K 1 and K 2 were both set to 1. Plugging these numbers and measured V REF into (17) results in the bandgap voltage difference of 87.2 mv. VI. CONCLUSION In this paper, a new temperature compensation technique based on the weighted difference of Si Si and SiGe Si p-n junction voltages for SiGe reference circuits was presented. Unlike regular BGR circuits, in which the generated output voltage is referred to the bandgap energy of the background semiconductor material, the circuit employing the proposed technique can generate an output that is related to the difference in the bandgap voltages of Si and SiGe. As such, it can be used to experimentally evaluate the Geinduced bandgap offset in a given SiGe technology. ACKNOWLEDGMENT The authors would like to thank Prof. J. Cressler and his group at the Georgia Institute of Technology for their support for the fabrication of the chips. REFERENCES [1] D. L. Harame et al., Si/SiGe epitaxial-base transistors. II. Process integration and analog applications, IEEE Trans. Electron Devices, vol. 42, no. 3, pp , Mar [2] J.D.CresslerandG.Niu,Silicon-Germanium Heterojunction Bipolar Transistors. Boston, MA, USA: Artech House, [3] L. Najafizadeh et al., Single event transient response of SiGe voltage references and its impact on the performance of analog and mixedsignal circuits, IEEE Trans. Nucl. Sci., vol. 56, no. 6, pp , Dec [4] S. Shahramian, S. P. Voinigescu, and A. C. Carusone, A 35-GS/s, 4-bit flash ADC with active data and clock distribution trees, IEEE J. Solid- State Circuits, vol. 44, no. 6, pp , Jun [5] J. C. Jensen and L. E. Larson, A 16-GHz ultra-high-speed Si-SiGe HBT comparator, IEEE J. Solid-State Circuits, vol. 38, no. 9, pp , Sep [6] S. Seth, L. Najafizadeh, and J. D. Cressler, On the RF properties of weakly saturated SiGe HBTs and their potential use in ultralow-voltage circuits, IEEE Electron Device Lett., vol. 32, no. 1, pp. 3 5, Jan [7] G.A.Rincon-Mora,Voltage References: From Diodes to Precision High- Order Bandgap Circuits. New York, NY, USA: Wiley, [8] B. S. Song and P. R. Gray, A precision curvature-compensated CMOS bandgap reference, IEEE J. Solid-State Circuits, vol. 18, no. 6, pp , Dec [9] G. Rincon-Mora and P. Allen, A 1.1-V current-mode and piecewiselinear curvature-corrected bandgap reference, IEEE J. Solid-State Circuits, vol. 33, no. 10, pp , Oct [10] P. Malcovati, F. Maloberti, C. Fiocchi, and M. Pruzzi, Curvaturecompensated BiCMOS bandgap with 1-V supply voltage, IEEE J. Solid-State Circuits, vol. 36, no. 7, pp , Jul [11] C. M. Andreou, S. Koudounas, and J. Georgiou, A novel widetemperature-range, 3.9 ppm/ C CMOS bandgap reference circuit, IEEE J. Solid-State Circuits, vol. 47, no. 2, pp , Feb [12] B. Wang, M. K. Law, and A. Bermak, A precision CMOS voltage reference exploiting silicon bandgap narrowing effect, IEEE Trans. Electron Devices, vol. 62, no. 7, pp , Jul [13] H. A. Ainspan and C. S. Webster, Measured results on bandgap reference in SiGe BiCMOS, Electron. Lett., vol. 34, no. 15, pp , Jul [14] S. L. Salmon, J. D. Cressler, R. C. Jaeger, and D. L. Harame, The influence of Ge grading on the bias and temperature characteristics of SiGe HBTs for precision analog circuits, IEEE Trans. Electron Devices, vol. 47, no. 2, pp , Feb [15] L. Najafizadeh et al., SiGe BiCMOS precision voltage references for extreme temperature range electronics, in Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meeting (BCTM), Oct. 2006, pp [16] L. Najafizadeh et al., Sub-1-K operation of SiGe transistors and circuits, IEEE Electron Device Lett., vol. 30, no. 5, pp , May [17] A. S. Cardoso et al., Single-event transient and total dose response of precision voltage reference circuits designed in a 90-nm SiGe BiCMOS technology, IEEE Trans. Nucl. Sci., vol. 61, no. 6, pp , Dec [18] Y. Huang, L. Zhu, C. Cheung, and L. Najafizadeh, A curvaturecompensation technique based on the difference of Si and SiGe junction voltages for bandgap voltage circuits, in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Jun. 2014, pp [19] B. Voegeli et al., High performance, low complexity vertical PNP BJT integrated in a 0.18μm SiGe BiCMOS technology, in Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meeting (BCTM), Oct. 2005, pp [20] Y. Tsividis, Accurate analysis of temperature effects in I C V BE characteristics with application to bandgap reference sources, IEEE J. Solid- State Circuits, vol. 15, no. 6, pp , Dec [21] M. Gunawan, G. C. M. Meijer, J. Fonderie, and J. H. Huijsing, A curvature-corrected low-voltage bandgap reference, IEEE J. Solid- State Circuits, vol. 28, no. 6, pp , Jun [22] Z. Feng, G. Niu, C. Zhu, L. Najafizadeh, and J. Cressler, Temperature scalable modeling of SiGe HBT DC currents down to 43K, ECS Trans., vol. 3, no. 7, pp , [23] K. N. Leung and P. K. T. Mok, A sub-1-v 15-ppm/ C CMOS bandgap voltage reference without requiring low threshold voltage device, IEEE J. Solid-State Circuits, vol. 37, no. 4, pp , Apr [24] SP Scientic, Gardiner, NY, USA. (2012). ThermoJet ES Precision Temperature Cycling System. [Online]. Available: [25] K. N. Leung, P. K. Mok, and C. Y. Leung, A 2-V 23-μA 5.3-ppm/ C curvature-compensated CMOS bandgap voltage reference, IEEE J. Solid-State Circuits, vol. 38, no. 3, pp , Mar
8 HUANG AND NAJAFIZADEH: PRECISION SIGE REFERENCE CIRCUIT 399 [26] S. K. Hoon, J. Chen, and F. Maloberti, An improved bandgap reference with high power supply rejection, in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2002, pp [27] Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, 1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs, IEEE J. Solid-State Circuits, vol. 48, no. 6, pp , Jun [28] V. Gupta and A. Rincon-Mora, Predicting the effects of error sources in bandgap reference circuits and evaluating their design implications, in Proc. IEEE Midwest Symp. Circuits Syst., Aug. 2002, pp [29] F. Fruett, G. C. M. Meijer, and A. Bakker, Minimization of the mechanical-stress-induced inaccuracy in bandgap voltage references, IEEE J. Solid-State Circuits, vol. 38, no. 7, pp , Jul Laleh Najafizadeh (S 02 M 10) received the B.Sc. degree from the Isfahan University of Technology, Isfahan, Iran, the M.Sc. degree from the University of Alberta, Edmonton, AB, Canada, and the Ph.D. degree from the Georgia Institute of Technology, Atlanta, GA, USA, all in electrical engineering. She is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ, USA. Yi Huang (S 14) received the B.Sc. degree in electronic information engineering from the Beijing University of Aeronautics and Astronautics, Beijing, China, and the M.Sc. degree in electrical engineering from Stony Brook University, Stony Brook, NY, USA. He is currently pursuing the Ph.D. degree with Rutgers University, Piscataway, NJ, USA. He has been with Intersil Corporation, Bridgewater, NJ, USA, since 2011.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 BiCMOS-Based Compensation: Toward Fully Curvature-Corrected Bandgap Reference Circuits Yi Huang, Student Member, IEEE, Li Zhu, Student Member,
More informationPiecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech
More informationA High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -260~125 ºC Temperature Range and -50 db PSRR
A High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -26~125 ºC Temperature Range and -5 db PSRR Hechen Wang, Student Member, IEEE, Fa Foster Dai, Fellow, IEEE, and Michael Hamilton,
More informationA Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation
2016 3 rd International Conference on Engineering echnology and Application (ICEA 2016) ISBN: 978-1-60595-383-0 A Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation Shuowei
More informationA new curvature-corrected CMOS bandgap voltage reference
A new curvature-corrected CMOS bandgap voltage reference Ruhaifi Abdullah Zawawi a) and Othman Sidek Collaborative Microelectronic Design Excellence Centre (CEDEC), Universiti Sains Malaysia (USM), Engineering
More informationMOS PTAT Floating reference voltage circuit for PTAT current generation using subthreshold MOS characteristics
MOS PTAT Floating reference voltage circuit for PTAT current generation using subthreshold MOS characteristics Ken Ueno Tetsuya Hirose Tetsuya Asai Yoshihito Amemiya Department of Electrical Engineering,
More information0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS
0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS Oscar Mattia, Hamilton Klimach and Sergio Bampi Microelectronics Graduate Program Electrical Engineering Department & Informatics
More information4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)
emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationA low-voltage band-gap reference circuit with second-order analyses
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. Theor. Appl. 2011; 39:1247 1256 Published online 12 July 2010 in Wiley Online Library wileyonlinelibrary.com)..699 A low-voltage band-gap
More informationHigh-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035
19-2606; Rev 3; 11/06 High-Supply-Voltage, Precision General Description The is a high-voltage, precision micropower voltage reference. This three-terminal device is available with output voltage options
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More informationPrecision, Micropower, Low-Dropout, High- Output-Current, SO-8 Voltage References
19-165; Rev ; 7/ Precision, Micropower, Low-Dropout, High- General Description The MAX6167 are precision, low-dropout, micropower voltage references. These three-terminal devices operate with an input
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationPAPER A CMOS Temperature Sensor Circuit
IEICE TRANS. ELECTRON., VOL.E90 C, NO.4 APRIL 2007 895 PAPER A CMOS Temperature Sensor Circuit Takashi OHZONE a), Member, Tatsuaki SADAMOTO, Student Member, Takayuki MORISHITA, Kiyotaka KOMOKU, Toshihiro
More informationAnalog Design Challenges in below 65nm CMOS
Analog Design Challenges in below 65nm CMOS T. R. Viswanathan University of Texas at Austin 4/11/2014 Seminar 1 Graduate Students Amit Gupta (TI):Two-Step VCO based ADC K. R. Raghunandan (Si Labs): Analog
More informationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 10, OCTOBER IEEE Proof
TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 10, OCTOBER 2002 1 Voltage Shift in Plastic-Packaged Bandgap References Buddhika Abesingha, Gabriel A. Rincón-Mora,
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationEE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods
EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1
More informationErik Lind
High-Speed Devices, 2011 Erik Lind (Erik.Lind@ftf.lth.se) Course consists of: 30 h Lectures (H322, and Fys B check schedule) 8h Excercises 2x2h+4h Lab Excercises (2 Computer simulations, 4 RF measurment
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationA Novel Sub-1 Volt Bandgap Reference with all CMOS
A Novel Sub-1 Volt Bandgap Reference with all CMOS SAMEER SOMVANSHI Dr.S.C.BOSE Dr. ANU GUPTA EEE Department IC Design Group EEE Department BITS-Pilani CEERI-Pilani BITS-Pilani Rajasthan Rajasthan Rajasthan
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationTOP VIEW. Maxim Integrated Products 1
9-2266; Rev 2; 6/3 3ppm/ C, Low-Power, Low-Dropout General Description The high-precision, low-power, low-dropout voltage reference features a low 3ppm/ C (max) temperature coefficient and a low dropout
More informationCompact, very low voltage, temperature-independent reference circuit
Compact, very low voltage, temperature-independent reference circuit P.S. Crovetti and F. Fiori Abstract: A compact, very low voltage, temperature-independent reference circuit, which is based on the thermal
More informationThe Mixed-Mode Reliability Stress of Silicon-Germanium Heterojunction Bipolar Transistors
The Mixed-Mode Reliability Stress of Silicon-Germanium Heterojunction Bipolar Transistors A Dissertation Presented to The Academic Faculty by Chendong Zhu In Partial Fulfillment of the Requirements for
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationLow Drift, Low Power Instrumentation Amplifier AD621
a FEATURES EASY TO USE Pin-Strappable Gains of 0 and 00 All Errors Specified for Total System Performance Higher Performance than Discrete In Amp Designs Available in -Lead DIP and SOIC Low Power,.3 ma
More informationDescription. Part numbers. AB version C version Output voltage LD2980ABM30TR LD2980ABM33TR LD2980CM33TR 3.3 V LD2980ABM50TR LD2980CM50TR 5.
Features SOT23-5L Stable with low ESR ceramic capacitors Ultra low dropout voltage (0.12 V typ. at 50 ma load, 7 mv typ. at 1 ma load) Very low quiescent current (80 µa typ. at no load in on mode; max
More information388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off
FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 3, December 2001, 387-397 A COMPARATIVE STUDY OF TWO SECOND-ORDER SWITCHED-CAPACITOR BALANCED ALL-PASS NETWORKS WITH DIFFERENT
More informationThe current source. The Active Current Source
V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy
More informationIH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.
SEMICONDUCTOR IH, IH2 December Features Description Dual SPST, Quad SPST CMOS RF/Video Switches R DS(ON) < Ω Switch Attenuation Varies Less Than db From DC to 00MHz "OFF" Isolation > 0dB Typical at 0MHz
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationSPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE
SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE MONICA-ANCA CHITA, MIHAI IONESCU Key words: Bias circuits, Current mirrors, Current sources biasing of low voltage, SPICE simulations. In this
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationBandgap References and Discrete Time Signals (chapter 8 + 9)
Bandgap References and Discrete Time Signals (chapter 8 + 9) Tuesday 9th of February, 2010 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office 3432 Last time Tuesday 2nd of February,
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationPRODUCTION DATA SHEET
The positive voltage linear regulator is configured with a fixed 3.3V output, featuring low dropout, tight line, load and thermal regulation. VOUT is controlled and predictable as UVLO and output slew
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationP4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O
FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 8/10/12/15/20/25/35/70/100 ns (Commercial) 10/12/15/20/25/35/70/100 ns(industrial) 12/15/20/25/35/45/70/100 ns (Military) Low Power
More informationCHAPTER 7 - CD COMPANION
Chapter 7 - CD companion 1 CHAPTER 7 - CD COMPANION CD-7.2 Biasing of Single-Stage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and field-effect
More informationSC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference
19-1862; Rev 4; 1/7 SC7, 1.6V, Nanopower, Beyond-the-Rails General Description The nanopower comparators in space-saving SC7 packages feature Beyond-the- Rails inputs and are guaranteed to operate down
More informationCMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices
EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture
More informationIncluding the Effect of Temperature Sukla Basu*, Parijat Sarkar** Received 24 December 2010, accepted 3 January 2011
Journal of Electron Devices, Vol. 9, 11, pp. 35-39 JED [ISSN: 168-347 ] Journal of Electron Devices www.jeldev.org Analytical Modeling of AlGaAs/GaAs and Si/SiGe HBTs Including the Effect of Temperature
More informationUltra-Low-Power Series Voltage Reference
19-257; Rev 2; 3/5 Ultra-Low-Power Series Voltage Reference General Description The micropower, low-dropout bandgap voltage reference combines ultra-low supply current and low drift in a miniature 5-pin
More informationBreakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration
Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics,
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R
More informationLD1117A SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS
LD1117A SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS LOW DROPOUT VOLTAGE (1.15V TYP. @ I OUT = 1A, 25 C) VERY LOW QUIESCENT CURRENT (5 ma TYP. @ 25 C) OUTPUT CURRENT UP TO 1A FIXED
More informationQuick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1
Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationProblem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 11 The nals for this course are set for Friday December 14, 6:30 8:30 pm and Friday Dec. 21, 10:30 am 12:30 pm. Please choose one of these times and inform
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationPHYS225 Lecture 9. Electronic Circuits
PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current
More informationLecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
More information(e V BC/V T. α F I SE = α R I SC = I S (3)
Experiment #8 BJT witching Characteristics Introduction pring 2015 Be sure to print a copy of Experiment #8 and bring it with you to lab. There will not be any experiment copies available in the lab. Also
More informationLow-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References
19-1613; Rev 3; 3/2 Low-Cost, Micropower, Low-Dropout, General Description The are low-cost, low-dropout (LDO), micropower voltage references. These three-terminal references are available with output
More information6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson
First, let s take a moment to further explore device matching for current mirrors: I R I 0 Q 1 Q 2 and ask what happens when Q 1 and Q 2 operate at different temperatures. It turns out that grinding through
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BLU86 UHF power transistor
DISCRETE SEMICONDUCTORS DATA SHEET September 1991 FEATURES SMD encapsulation Emitter-ballasting resistors for optimum temperature profile Gold metallization ensures excellent reliability. DESCRIPTION NPN
More informationCA3086. General Purpose NPN Transistor Array. Applications. Pinout. Ordering Information. Data Sheet August 2003 FN483.5
Data Sheet August FN8. General Purpose NPN Transistor Array The consists of five general-purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected
More informationMECHANICAL stress induced by shallow trench isolation
1558 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 6, JUNE 2008 Shallow-Trench-Isolation (STI)-Induced Mechanical-Stress-Related Kink-Effect Behaviors of 40-nm PD SOI NMOS Device V. C. Su, James
More informationNeutron testing of the ISL70001SRH POL converter. Nick van Vonno Intersil Corporation. 25 June Table of Contents
Neutron testing of the ISL71SRH POL converter Nick van Vonno Intersil Corporation 5 June 1 Table of Contents 1. Introduction. Part Description 3. Test Description 3.1 Irradiation facility 3. Characterization
More informationSensitivity Analysis of Coupled Resonator Filters
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 10, OCTOBER 2000 1017 Sensitivity Analysis of Coupled Resonator Filters Smain Amari, Member, IEEE Abstract
More informationPrecision, Low-Power, Low-Dropout, SOT23-3 Voltage References
19-777; Rev 3; /01 General Description The /MAX6021/MAX6025/MAX6030/MAX601/ MAX605/ precision, low-dropout, micropower voltage references are available in miniature SOT23-3 surface-mount packages. They
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationLecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
More informationA NONLINEAR DIGITAL MODEL OF THE EMS VCS3 VOLTAGE CONTROLLED FILTER
A NONLINEAR DIGITAL MODEL OF THE EMS VCS3 VOLTAGE CONTROLLED FILTER Marco Civolani University of Verona Dipartimento di Informatica 15 Strada Le Grazie Verona 37134, Italy marcocivolani@gmailcom Federico
More informationSemiconductor Device Simulation
motivation and target applications compact model development under conditions relevant for circuit design development of test structures and measurement methods (fast) predicting device performance and
More informationTC ma, Tiny CMOS LDO With Shutdown. General Description. Features. Applications. Package Types SOT-23 SC-70
1 ma, Tiny CMOS LDO With Shutdown Features Space-saving -Pin SC-7 and SOT-23 Packages Extremely Low Operating Current for Longer Battery Life: 3 µa (typ.) Very Low Dropout Voltage Rated 1 ma Output Current
More informationMAX6012/6021/6025/ 6030/6041/6045/6050. Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References. General Description.
General Description The /MAX6021/MAX6025/MAX6030/MAX6041/ MAX6045/ precision, low-dropout, micropower voltage references are available in miniature SOT23-3 surface-mount packages. They feature a proprietary
More informationN.C. OUT. Maxim Integrated Products 1
19-2892; Rev 2; 11/6 Ultra-Low-Power Precision Series General Description The MAX629 micropower, low-dropout bandgap voltage reference combines ultra-low supply current and low drift in a miniature 5-pin
More informationCompact, Dual-Output Charge Pump
9-7; Rev ; 7/97 Compact, Dual-Output Charge Pump General Description The is a CMOS charge-pump DC-DC converter in an ultra-small µmax package. It produces positive and negative outputs from a single positive
More informationDAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017
* PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions
More informationNeutron testing of the IS1009RH voltage reference
Neutron testing of the IS1009RH voltage reference Nick van Vonno Intersil Corporation 13 June 2013 Revision 0 Table of Contents 1. Introduction 2. Part Description 3. Test Description 3.1 Irradiation facility
More informationDC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59
Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BLW80 UHF power transistor
DISCRETE SEMICONDUCTORS DATA SHEET BLW8 March 1993 BLW8 DESCRIPTION N-P-N silicon planar epitaxial transistor intended for transmitting applications in class-a, B or C in the u.h.f. and v.h.f. range for
More informationRP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information
RP122 3mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator General Description The RP122 is designed for portable RF and wireless applications with demanding performance and space requirements. The RP122
More informationElectronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationBANDGAP ENGINEERING: GRADED BASE INTRODUCTION
Enhancing the Device Performance of III-V Based Bipolar Transistors C. R. Lutz 1, P. M. Deluca 1, K. S. Stevens 1, B. E. Landini 1, R. E. Welser 1, R. J. Welty 2, P. M. Asbeck 2 1 Kopin Corporation, 695
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display
DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits
ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform
More informationA Low Power Sub-1 V CMOS Voltage Reference Sameer Somvanshi 1, Santhosh Kasavajjala 2
A Low Power Sub-1 V CMOS Voltage Reference Sameer Somvanshi 1, Santhosh Kasavajjala 2 1 EEE Department, BITS-Pilani, Rajasthan,India 2 Stanford University, USA ABSTRACT This work describes the circuit
More information