Dual-Gate p-gan Gate High Electron Mobility Transistors for Steep Subthreshold Slope. Jong-Ho Bae and Jong-Ho Lee

Size: px
Start display at page:

Download "Dual-Gate p-gan Gate High Electron Mobility Transistors for Steep Subthreshold Slope. Jong-Ho Bae and Jong-Ho Lee"

Transcription

1 Copyright 2016 American cientific Publishers All rights reserved Printed in the United tates of America Article Journal of Nanoscience and Nanotechnology Vol. 16, 1 5, ual-ate p- ate High Electron Mobility Transistors for teep ubthreshold lope Jong-Ho Bae and Jong-Ho Lee epartment of Electrical and Computer Engineering and the Inter-University emiconductor Research Center (IRC), eoul National University, eoul , Korea A steep subthreshold slope characteristic is achieved through p- gate HEMT with dual-gate structure. Obtained subthreshold slope is less than 120 V/dec. Based on the measured and simulated data obtained from single-gate device, breakdown of parasitic floating-base bipolar transistor and floating gate charged with holes are responsible to increase abruptly in drain current. In the dual-gate device, on-current degrades with high temperature but subthreshold slope is not changed. To observe the switching speed of dual-gate device and transient response of drain current are measured. According to the transient responses of drain current, switching speed of the dual-gate device is about 10 5 sec. Keywords: Al/, ual-ate, ate Current, HEMTs, Impact Ionization, p-, ubthreshold lope, Threshold Voltage, Transient. 1. INTROUCTION The Al/ high electron mobility transistor (HEMT) has been widely investigated for high-frequency and high-power switching applications due to its wide band gap, high breakdown voltage, high mobility and 2-dimensional electron gas (2-E). 1 The 2-E formed by Al/ hetero-junction has high mobility and high carrier concentration. ince the 2-E is formed at Al/ interface all along the channel, field effect transistor (FET) with 2-E shows normally-on characteristics. However, for high-power applications, normallyoff characteristic with high threshold voltage (V T above 3 V is desirable. 2 Recently, p- gate HEMT on i substrate with a high V T ( 3 V) and a low gate current (I was reported To understand the behavior of the device, I of such a p- gate HEMT was analyzed including trapping behavior and hole charging in the p- layer in our previous work. 12 In this paper, we investigated the mechanism of sudden increase of the I and drain current (I observed in p- gate HEMT based on conduction mechanism of I described in our previous work. 12 We also verified the mechanism by using TCA simulation including impact ionization model. By adapting dual-gate structure Author to whom correspondence should be addressed. with floating gate formed between gate and source considering the mechanism observed in simulation and measurement data, V T 4 V and subthreshold slope less than 120 V/dec are achieved. ince the device is working with hole charging in the channel and floating gate, transient response is analyzed to observe the switching speed of the device. The switching speed of the device is 10 s. 2. EXPERIMENTAL ETAIL 2.1. evice tructure The p- gate HEMTs in this work were fabricated at amsung. The devices have Ti/Au gate formed on p- (100 nm)/al (15 nm)/ hetero-structure grown on 8-inch i (111) substrate as depicted in Figure 1. To reduce punch-through, the layer is doped with carbon 1 m below the channel. The p- gate layer is doped with an Mg ( cm 3 and hole concentration obtained by hall measurement is cm 3.The p- layer depletes 2-E under the gate and the device works as normally-off characteristic. The metal/p-/ Al/ structure is a kind of floating base n p n heterojunction bipolar transistor, because the metal/p- is a chottky junction and p-/al/ forms a heterojunction p n diode. The dual-gate device was fabricated with single-gate HEMT device on same wafer, which J. Nanosci. Nanotechnol. 2016, Vol. 16, No. xx /2016/16/001/005 doi: /jnn

2 ual-ate p- ate HEMTs for teep ubthreshold lope Al p- Nucleation layer/buffer i-wafer Al F p- Nucleation layer/buffer i-wafer Figure 1. chematic cross-sectional view of a single-gate and dual-gate p- gate HEMTs on silicon substrate. has a floating gate (metal/p- on Al layer) between the gate and source as depicted in Figure Measurement and imulation The C I V and transient response of the devices were obtained using a Agilent B1500A and WFMU module. To verify the physical model based on measured data, we performed a TCA simulation. Basic parameters including electron and hole concentrations, and the generation rate due to impact ionization are simulated with ILVACO, Atlas TCA tool. 13 The device structure used in device simulation has the same physical dimension as that of measured single-gate device. Physical models used in the simulation includes RH, Auger, field dependent mobility, incomplete ionization model and elberherr s impact ionization model with band-to-band generation model. 13 The doping concentration of acceptor (N a in p- is cm 3 and hole concentration in neutral region of the p- is cm 3, which means the incomplete ionization model is working well with a reported activation energy (E a of Mg in (0.17 ev) REULT AN ICUION 3.1. C I V of ingle-ate p- HEMT Figure 2 shows transfer curves of a single-gate p- gate HEMT measured and simulated at room temperature ev. 1 ev. 2 im. V = 1 V W = 100 µm Figure 2. I and I versus V at V = 1 V. The solid and dashed lines represent measured and simulated I V, respectively. In the red circled region, I and I abruptly increase. I (A) Bae and Lee Normally-off behavior is observed with a V T of 2 Vand I is smaller than I in order of 3. ome of the singlegate devices show steep increase of I and I in C I V sweep. In the red-circled region in Figure 2, a steep increase in I and I is observed at V between3and4v.as described in our previous work, 12 When the V is around 3.5 V, floating base BJT is turned on by holes which come from gate chottky junction. We can consider that floating base BJT is turned-on by positive feedback caused by impact ionization in the device which shows steep increase in I and I imulation Results of ingle-ate p- HEMT To verify the physical model for the sudden increase in both current, we performed a TCA simulation. Band diagrams as a parameter of V (1, 3 and 5 V) are showninfigure3.asv increases, conduction and valence bands move down and p- depletion region becomes wide. Also, both conduction and valence band become steep with high electric field in depletion region. In Figure 3, impact generation rate increases as V increases. The impact generation rate obviously increases at high V in reverse biased chottky junction. As more holes are generated in the reverse biased chottky depletion region, holes are accumulated at p-/al heterojunction interface. As a result, because of the accumulated holes at the p-/al interface, the p n barrier formed by p-/al/ heterojunction becomes small and Energy Band (ev) Impact en. Rate ate V = 1~6 V V = 1, 3, 5 V p- Al Figure 3. imulated parameters through gate vertical stack (metal/p- /Al/) as a parameter of V : energy band diagram (1, 3, 5 V) and impact generation rate (1 6 V). 2 J. Nanosci. Nanotechnol. 16, 1 5, 2016

3 Bae and Lee more electrons move from the channel to p- gate across the barrier as shown in Figure 4. After that, the injected electrons generate more e h pairs in the p- depletion region and generated holes lower the barrier further, which in turn incurs more electron injection from the channel. This process is accelerated by a positive feedback, resulting in a sort of breakdown of a floating base BJT. As a result, I increase steeply. The physical model including impact ionization and breakdown of a floating base BJT explains well the measured I described in Figure 2. Moreover, as more holes are generated in p- layer at V of 4 V, generated holes are injected into channel up to cm 3. As a result, energy band moves down with injected holes and more electrons are accumulated in the channel as shown in Figures 4 and. Therefore more electrons easily flow from the source to the drain, resulting in the increase of I. It has been reported that the hole injection into the channel makes I increase and second g m peak. 15 In our case, the amount of injected holes increases rapidly due to positive feedback related to the hole generation, I also increases steeply C I V of ual-ate p- HEMT Figure 5 shows the measured I V curves of three dual-gate p- gate HEMTs and simulated I V curves. The curves show similar V T and I. Obtained subthreshold slope from one of the device is 120 V/dec, as plotting in inset of the Figure 5. In the dual-gate device, I is controlled by V and potential of the floating gate (V F. ince the single- and dual-gate devices are fabricated on same wafer and V T of the single-gate device shown in Figure 2 is 2 V,which ual-ate p- ate HEMTs for teep ubthreshold lope 250 µv step < 120 µv/dec V = (V) Meas. im. V = 1 V 3 devices Figure 5. I and I versus V at V = 1 V. The open and closed symbols represent log I and log I, respectively. The I and I increase abruptly around 4 V of V. means V T of floating gate is also 2 V.WhenaV is less than 4 V, V F is smaller than V T since floating gate is output node of a kind of voltage divider. The voltage is divided by two resistances: one is consist of gate chottky junction, Al/AN heterojunction, and 2-E region from the gate to floating gate and the other is 2-E region from floating gate to the source. Because a resistance from the source to floating gate is smaller than total resistances of others, V F should be close to V. Therefore V F is less than V T and the channel under the floating gate still remains as depleted although V is larger than V T. As a result, the dual-gate device is off and only leakage current flows through depletion region. At a V larger than 4 V, impact ionization occurs in the p- depletion region as explained above. The generation rate of e h pairs by impact ionization increases, and then a lot of holes are I (A) e - conc. (cm 3 ) F e - conc. (cm 3 ) h + conc. (cm 3 ) F h + conc. (cm 3 ) Figure 4. Contours of e and h + distribution as a parameter of V (1 to 6 V) in a single-gate p- HEMT. The e and h + concentrations under the gate increase abruptly at V larger than 3 V. Figure 6. Contours of e and h + distributions as a parameter of V (1 to 6 V) in a dual-gate p- HEMT. The e and h + concentrations under the floating gate increase abruptly at V larger than 4 V. J. Nanosci. Nanotechnol. 16, 1 5,

4 ual-ate p- ate HEMTs for teep ubthreshold lope Bae and Lee ºC 30 ºC 60 ºC 100 ºC Figure 7. I V curves of a dual-gate p- gate HEMT as a parameter of T (10, 30, 60, 100 C). injected into the Al and channel layer. Because V F is smaller than V, holes easily move to the floating gate and the channel under the floating gate. Resultant electron concentration under the floating gate increases abruptly and channel under the floating gate turns on as shown in Figure 6. This process is caused by impact ionization and a positive feedback, resulting in steep subthreshold slope. Figure 7 shows temperature (T dependence of the subthreshold slope in dual-gate device. As T increases, I slightly decreases due to optical phonon scattering Also, the hysteresis observed in drain leakage current (around a V of 2 V) decreases, which seems that the injected holes in channel and floating gate are removed quickly through thermal emission and trap-related conduction. However, there is no dependence on subthreshold slope, which means that the I increase does not depend on T, which is different from conventional field effect devices Transient Response I To investigate switching speed, transient responses of the I with V step is measured as plotted in Figure 8. Ramp-up time of the step bias is 10 7 sec and base time before measurement is 1 sec. When the V is changed from 0 to 6 and 8 V (from off to on state), the device turned on (I 1 ma) before measurement and it takes 10 s for the device to fully turn on (equivalently I 3 ma). imilarly, when the V is changed from 6 and 8 to 0 V, the device turns off within 10 s. The time to turn off depends on the V which is considered as the amount of holes in the channel and floating gate. ince the leakage level of our high-frequency I t measurement system is about 1 A in this current measure range. 4. CONCLUION We have characterized the mechanism of steep increase in I and I of p- gate HEMT. In device simulation, the breakdown of the parasitic floating base bipolar junction transistor is responsible for the I increase, since there is a positive feedback through hole generation due to the impact ionization in reverse biased chottky junction (gate/p-) and barrier lowing due to hole accumulation in p- layer. By the positive feedback, the drain current also can be increased very rapidly. In a dual-gate device which has the floating gate formed between the gate and the source, the steep increase of drain current at a threshold voltage of 4 V was observed. The subthreshold slope of the drain current was below 120 V/dec. The channel under the floating gate turns on quickly by the hole generated from positive feedback process in main gate. Characteristics in the dual-gate device have no appreciable change with temperature. To see the switching speed of the dual-gate device, I transient response were measured. ince the injected holes in floating gate and dominantly controls the I, switching speed of the dualgate device is about 10 s, which is considered as hole charging/ discharging time. V step (V), V = 1 V 0 to 6 6 to 0 0 to 8 8 to 0 Acknowledgment: This work was supported by the Center for Integrated mart ensors funded by the Ministry of cience, ICT and Future Planning as lobal Frontier Project (CI-2012M3A6A ). Time (sec) Figure 8. Transient responses of I as a parameter of V switching. The V steps from 0 V to 6 V (or 8 V) (turn-on) and from 6 V (or 8 V) to 0 V (turn-off). It takes about 10 s for dual-gate device to get steady state. References and Notes 1. Power - Technologies for Power Electronic Applications: Industry and Market tatus and Forecasts Yole evelopment (2012), pp M. A. Khan, Q. Chen, C. J. un, J. W. Yang, M. Blasingame, M.. hur, and H. Park, Appl. Phys. Lett. 68, 514 (1996). 3. Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, and. Ueda, IEEE Trans. Electron evices 54, 3393 (2007). 4. M. Meneghini, C. de anti, T. Ueda, T. Tanaka,. Ueda, E. Zanoni, and. Meneghesso, IEEE Electron evice Lett. 33, 375 (2012). 4 J. Nanosci. Nanotechnol. 16, 1 5, 2016

5 Bae and Lee 5. O. Hilt, A. Knauer, F. Brunner, E. Bahat-Treidel, and J. Wurfl, Proc. IP (2010), pp O. Hilt, F. Brunner, E. Cho, A. Knauer, E. Bahat-Treidel, and J. Wurfl, Proc. IP (2011), pp X. Hu,. imin, J. Yang, M. Asif Khan, R. aska, and M.. hur, Electron. Lett. 36, 753 (2000). 8. T. Mizutani, M. Ito,. Kishimoto, and F. Nakamura, J. Appl. Phys. 77, 657 (1995). 9. I. Hwang, H. Choi, J. Lee, H.. Choi, J. Kim, J. Ha, C.-Y. Um,.-K. Hwang, J. Oh, J.-Y. Kim, J. K. hin, Y. Park, U.-I. Chung, I.-K. Yoo, and K. Kim, Proc. IP (2012), pp I. Hwang, J. Kim, H.. Choi, H. Choi, J. Lee, K. Y. Kim, J.-B. Park, J. C. Lee, J. Ha, J. Oh, J. hin, and U.-I. Chung, IEEE Electron evice Lett. 34, 202 (2013). 11. I. Hwang, J. Oh, H.. Choi, J. Kim, H. Choi, J. Kim,. Chong, J. hin, and U.-I. Chung, IEEE Electron evice Lett. 34, 605 (2013). ual-ate p- ate HEMTs for teep ubthreshold lope 12. J.-H. Bae,. Hwang, J. hin, H.-I. Kwon, C. H. Park, H. Choi, J.-B. Park, J. Kim, J. Ha, K. Park, J. Oh, J. hin, U.-I. Chung, K.-. eo, and J.-H. Lee, Int. El. evices Meet. (2013), pp Atlas User s Manual, ilvaco Inc., anta Clara, CA (2012). 14. H. Nagai, Q.. Zhu, Y. Kawaguchi, K. Hiramatsu, and N. awaki, Appl. Phys. Lett. 73, 2024 (1998). 15. Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, and. Ueda, IEEE Trans. Electron evices 54, 3393 (2007). 16. L. Hsu and W. Walukiewicz, Phy. Rev. B 56, 1520 (1997). 17. B. L. elmont, M. hur, and M. troscio, J. Appl. Phys. 77, 657 (1995). 18. J. F. Zhang, Y. Hao, J. C. Zhang, and J. Y. Ni, ci. China er. F, Inf. ci. 51, 780 (2008). 19. K. Lee, M.. hur, T. J. rummond, and H. Morkoç, J. Appl. Phys. 54, 6432 (1983) Zanato,. okden, N. Balkan, B. K. Ridley, and J. chaff, emicond. ci. Technol. 19, 427 (2004). Received: 20 March Accepted: 20 April J. Nanosci. Nanotechnol. 16, 1 5,

Investigation of the Dimension Effects of Sub-30nm Multiple-Gate SOI MOSFETs by TCAD Simulation

Investigation of the Dimension Effects of Sub-30nm Multiple-Gate SOI MOSFETs by TCAD Simulation Microelectronics and olid tate Electronics 212, 1(3): 64-68 OI: 1.5923/j.msse.21224.3 Investigation of the imension Effects of ub-3nm Multiple-ate OI MOFETs by TCA imulation Keng-Ming Liu *, Yung-Yu Hsieh

More information

Long Channel MOS Transistors

Long Channel MOS Transistors Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:

More information

Classification of Solids

Classification of Solids Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure

Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure http://dx.doi.org/10.5573/jsts.2014.14.4.478 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.4, AUGUST, 2014 Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors

More information

The effect of light illumination in photoionization of deep traps in GaN MESFETs buffer layer using an ensemble Monte Carlo simulation

The effect of light illumination in photoionization of deep traps in GaN MESFETs buffer layer using an ensemble Monte Carlo simulation International Journal of Physical Sciences Vol. 6(2), pp. 273-279, 18 January, 2011 Available online at http://www.academicjournals.org/ijps ISSN 1992-1950 2011 Academic Journals Full Length Research Paper

More information

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Yutaka Tokuda Department of Electrical and Electronics Engineering, Aichi Institute of Technology,

More information

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.

More information

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.

More information

Analytic Model for Photo-Response of p-channel MODFET S

Analytic Model for Photo-Response of p-channel MODFET S Journal of the Korean Physical Society, Vol. 42, February 2003, pp. S642 S646 Analytic Model for Photo-Response of p-channel MODFET S Hwe-Jong Kim, Ilki Han, Won-Jun Choi, Young-Ju Park, Woon-Jo Cho and

More information

Semiconductor Module

Semiconductor Module Semiconductor Module Optics Seminar July 18, 2018 Yosuke Mizuyama, Ph.D. COMSOL, Inc. The COMSOL Product Suite Governing Equations Semiconductor Schrödinger Equation Semiconductor Optoelectronics, FD Semiconductor

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e) (a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION doi:.38/nature09979 I. Graphene material growth and transistor fabrication Top-gated graphene RF transistors were fabricated based on chemical vapor deposition (CVD) grown graphene on copper (Cu). Cu foil

More information

MOS Capacitors ECE 2204

MOS Capacitors ECE 2204 MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6 R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

Quantum Phenomena & Nanotechnology (4B5)

Quantum Phenomena & Nanotechnology (4B5) Quantum Phenomena & Nanotechnology (4B5) The 2-dimensional electron gas (2DEG), Resonant Tunneling diodes, Hot electron transistors Lecture 11 In this lecture, we are going to look at 2-dimensional electron

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Analytical Evaluation of Energy and Electron Concentrations in Quantum Wells of the High Electron Mobility Transistors.

Analytical Evaluation of Energy and Electron Concentrations in Quantum Wells of the High Electron Mobility Transistors. Analytical Evaluation of Energy Electron Concentrations in Quantum Wells of the High Electron Mobility Transistors Salih SAYGI Department of Physics, Faculty of Arts Sciences, Gaziosmanpasa University,

More information

Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure

Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure 2017 Asia-Pacific Engineering and Technology Conference (APETC 2017) ISBN: 978-1-60595-443-1 Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure Xiang Wang and Chao Song ABSTRACT The a-sin

More information

Lecture 2 Thin Film Transistors

Lecture 2 Thin Film Transistors Lecture 2 Thin Film Transistors 1/60 Announcements Homework 1/4: Will be online after the Lecture on Tuesday October 2 nd. Total of 25 marks. Each homework contributes an equal weight. All homework contributes

More information

A study of the silicon Bulk-Barrier Diodes designed in planar technology by means of simulation

A study of the silicon Bulk-Barrier Diodes designed in planar technology by means of simulation Journal of Engineering Science and Technology Review 2 (1) (2009) 157-164 Research Article JOURNAL OF Engineering Science and Technology Review www.jestr.org A study of the silicon Bulk-Barrier Diodes

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design

Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Mr. Gaurav Phulwari 1, Mr. Manish Kumar 2 Electronics & Communication Engineering 1, 2, Bhagwant University, Ajmer 1,2 M.Tech Scholar

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

SCHOTTKY BARRIER MOSFET DEVICE PHYSICS FOR CRYOGENIC APPLICATIONS

SCHOTTKY BARRIER MOSFET DEVICE PHYSICS FOR CRYOGENIC APPLICATIONS CHOTTKY BARRIER FET DEVICE PHYIC FOR CRYOGENIC APPLICATION Mike chwarz, Laurie E. Calvet, John P. nyder, Tillmann Krauss, Udo chwalke, Alexander Kloes cope OI and Multi-Gate FETs Dresden ept.3, 2018 New

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping Avalanche breakdown Impact ionization causes an avalanche of current Occurs at low doping Zener tunneling Electrons tunnel from valence band to conduction band Occurs at high doping Tunneling wave decays

More information

Chapter 7. The pn Junction

Chapter 7. The pn Junction Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting

More information

Fermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides

Fermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides Supporting information Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides Changsik Kim 1,, Inyong Moon 1,, Daeyeong Lee 1, Min Sup Choi 1, Faisal Ahmed 1,2, Seunggeol

More information

Sheng S. Li. Semiconductor Physical Electronics. Second Edition. With 230 Figures. 4) Springer

Sheng S. Li. Semiconductor Physical Electronics. Second Edition. With 230 Figures. 4) Springer Sheng S. Li Semiconductor Physical Electronics Second Edition With 230 Figures 4) Springer Contents Preface 1. Classification of Solids and Crystal Structure 1 1.1 Introduction 1 1.2 The Bravais Lattice

More information

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki CHAPTER 4: P-N P N JUNCTION Part 2 Part 2 Charge Storage & Transient Behavior Junction Breakdown Heterojunction CHARGE STORAGE & TRANSIENT BEHAVIOR Once injected across the junction, the minority carriers

More information

Introduction to Power Semiconductor Devices

Introduction to Power Semiconductor Devices ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings

More information

Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT

Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT Pramana J. Phys. (07) 88: 3 DOI 0.007/s043-06-30-y c Indian Academy of Sciences Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT R SWAIN, K JENA and T R LENKA

More information

Defect and Temperature Dependence of Tunneling in InAs/GaSb Heterojunctions

Defect and Temperature Dependence of Tunneling in InAs/GaSb Heterojunctions Defect and Temperature Dependence of Tunneling in InAs/GaSb Heterojunctions Ryan M. Iutzi, Eugene A. Fitzgerald Department of Materials Science and Engineering, Massachusetts Institute of Technology, Cambridge,

More information

Semiconductor device structures are traditionally divided into homojunction devices

Semiconductor device structures are traditionally divided into homojunction devices 0. Introduction: Semiconductor device structures are traditionally divided into homojunction devices (devices consisting of only one type of semiconductor material) and heterojunction devices (consisting

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon

More information

Subthreshold and scaling of PtSi Schottky barrier MOSFETs

Subthreshold and scaling of PtSi Schottky barrier MOSFETs Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0954 Available online at http://www.idealibrary.com on Subthreshold and scaling of PtSi Schottky barrier MOSFETs L. E. CALVET,

More information

An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET

An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han

More information

Theoretical Study on Graphene Silicon Heterojunction Solar Cell

Theoretical Study on Graphene Silicon Heterojunction Solar Cell Copyright 2015 American Scientific Publishers All rights reserved Printed in the United States of America Journal of Nanoelectronics and Optoelectronics Vol. 10, 1 5, 2015 Theoretical Study on Graphene

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Semiconductor Physical Electronics

Semiconductor Physical Electronics Semiconductor Physical Electronics Sheng S. Li Department of Electrical Engineering University of Florida Gainesville, Florida Plenum Press New York and London Contents CHAPTER 1. Classification of Solids

More information

Energetic particles and their detection in situ (particle detectors) Part II. George Gloeckler

Energetic particles and their detection in situ (particle detectors) Part II. George Gloeckler Energetic particles and their detection in situ (particle detectors) Part II George Gloeckler University of Michigan, Ann Arbor, MI University of Maryland, College Park, MD Simple particle detectors Gas-filled

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Author Haasmann, Daniel, Dimitrijev, Sima Published 2013 Journal Title Applied Physics

More information

8. Schottky contacts / JFETs

8. Schottky contacts / JFETs Technische Universität Graz Institute of Solid State Physics 8. Schottky contacts / JFETs Nov. 21, 2018 Technische Universität Graz Institute of Solid State Physics metal - semiconductor contacts Photoelectric

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

EE 3329 Electronic Devices Syllabus ( Extended Play )

EE 3329 Electronic Devices Syllabus ( Extended Play ) EE 3329 - Electronic Devices Syllabus EE 3329 Electronic Devices Syllabus ( Extended Play ) The University of Texas at El Paso The following concepts can be part of the syllabus for the Electronic Devices

More information

PN Junction

PN Junction P Junction 2017-05-04 Definition Power Electronics = semiconductor switches are used Analogue amplifier = high power loss 250 200 u x 150 100 u Udc i 50 0 0 50 100 150 200 250 300 350 400 i,u dc i,u u

More information

Diodes. anode. cathode. cut-off. Can be approximated by a piecewise-linear-like characteristic. Lecture 9-1

Diodes. anode. cathode. cut-off. Can be approximated by a piecewise-linear-like characteristic. Lecture 9-1 Diodes mplest nonlinear circuit element Basic operation sets the foundation for Bipolar Junction Transistors (BJTs) Also present in Field Effect Transistors (FETs) Ideal diode characteristic anode cathode

More information

Performance Analysis of Ultra-Scaled InAs HEMTs

Performance Analysis of Ultra-Scaled InAs HEMTs Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,

More information

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric 048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU

More information

Session 6: Solid State Physics. Diode

Session 6: Solid State Physics. Diode Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between

More information

Semiconductor Physical Electronics

Semiconductor Physical Electronics Semiconductor Physical Electronics Sheng S. Li Semiconductor Physical Electronics Second Edition With 230 Figures Sheng S. Li Department of Electrical and Computer Engineering University of Florida Gainesville,

More information

Chap. 11 Semiconductor Diodes

Chap. 11 Semiconductor Diodes Chap. 11 Semiconductor Diodes Semiconductor diodes provide the best resolution for energy measurements, silicon based devices are generally used for charged-particles, germanium for photons. Scintillators

More information

Schottky diodes. JFETs - MESFETs - MODFETs

Schottky diodes. JFETs - MESFETs - MODFETs Technische Universität Graz Institute of Solid State Physics Schottky diodes JFETs - MESFETs - MODFETs Quasi Fermi level When the charge carriers are not in equilibrium the Fermi energy can be different

More information

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is CHAPTER 7 The PN Junction Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is uniformly doped with donor atoms.

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

Optimization of Line-Tunneling Type L-Shaped Tunnel Field-Effect-Transistor for Steep Subthreshold Slope

Optimization of Line-Tunneling Type L-Shaped Tunnel Field-Effect-Transistor for Steep Subthreshold Slope 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 Article Optimization of Line-Tunneling Type L-Shaped Tunnel Field-Effect-Transistor

More information

Schottky Rectifiers Zheng Yang (ERF 3017,

Schottky Rectifiers Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function

More information

Electrical Characteristics of Multilayer MoS 2 FET s

Electrical Characteristics of Multilayer MoS 2 FET s Electrical Characteristics of Multilayer MoS 2 FET s with MoS 2 /Graphene Hetero-Junction Contacts Joon Young Kwak,* Jeonghyun Hwang, Brian Calderon, Hussain Alsalman, Nini Munoz, Brian Schutter, and Michael

More information

Index. buried oxide 35, 44 51, 89, 238 buried channel 56

Index. buried oxide 35, 44 51, 89, 238 buried channel 56 Index A acceptor 275 accumulation layer 35, 45, 57 activation energy 157 Auger electron spectroscopy (AES) 90 anode 44, 46, 55 9, 64, 182 anode current 45, 49, 65, 77, 106, 128 anode voltage 45, 52, 65,

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

Radiation Effect Modeling

Radiation Effect Modeling Radiation Effect Modeling The design of electrical systems for military and space applications requires a consideration of the effects of transient and total dose radiation on system performance. Simulation

More information

Blaze/Blaze 3D. Device Simulator for Advanced Materials

Blaze/Blaze 3D. Device Simulator for Advanced Materials Blaze/Blaze 3D Device Simulator for Advanced Materials Contents Introduction: What is Blaze? Purpose: Why use Blaze? Features Application examples Conclusions - 2 - Introduction Blaze/Blaze 3D simulates

More information

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department

More information

Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects

Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical eptember 2011 Interconnects Leonid Tsybeskov Department of Electrical and Computer Engineering New Jersey Institute

More information

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti

More information

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures

More information

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Typical example of the FET: MEtal Semiconductor FET (MESFET) Typical example of the FET: MEtal Semiconductor FET (MESFET) Conducting channel (RED) is made of highly doped material. The electron concentration in the channel n = the donor impurity concentration N

More information

Electronic Devices & Circuits

Electronic Devices & Circuits Electronic Devices & Circuits For Electronics & Communication Engineering By www.thegateacademy.com Syllabus Syllabus for Electronic Devices Energy Bands in Intrinsic and Extrinsic Silicon, Carrier Transport,

More information

Quantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.

Quantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc. Quantum and Non-local Transport Models in Crosslight Device Simulators Copyright 2008 Crosslight Software Inc. 1 Introduction Quantization effects Content Self-consistent charge-potential profile. Space

More information

Single-Event Upset and Snapback in Silicon-on-Insulator Devices

Single-Event Upset and Snapback in Silicon-on-Insulator Devices OT7U Single-Event Upset and Snapback in Silicon-on-Insulator Devices P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, G. L. Hash, B. L. Draper, and P. S. Winokur Sandia National Laboratories Albuquerque, New

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date:

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date: EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date: Nov 1, 2006 ClassNotes: Jing Li Review: Sayeef Salahuddin 18.1 Review As discussed before,

More information

META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS

META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS H. L. Gomes 1*, P. Stallinga 1, F. Dinelli 2, M. Murgia 2, F. Biscarini 2, D. M. de Leeuw 3 1 University of Algarve, Faculty of Sciences and Technology

More information

Supporting Information

Supporting Information Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University

More information

FIELD EFFECT TRANSISTORS:

FIELD EFFECT TRANSISTORS: Chapter 10 FIEL EFFECT TRANITOR: MOFET The following overview gures describe important issues related to the most important electronic device. NUMBER OF ACTIVE EVICE/CHIP MOORE' LAW Gordon Moore, co-founder

More information

Graphene photodetectors with ultra-broadband and high responsivity at room temperature

Graphene photodetectors with ultra-broadband and high responsivity at room temperature SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2014.31 Graphene photodetectors with ultra-broadband and high responsivity at room temperature Chang-Hua Liu 1, You-Chia Chang 2, Ted Norris 1.2* and Zhaohui

More information

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors J. A. del Alamo and J. Joh* Microsystems Technology Laboratories, MIT, Cambridge, MA *Presently with

More information

CURRICULUM VITAE HUAMIN LI UPDATED: DECEMBER 1, 2015 MAIN RESEARCH INTERESTS EDUCATION

CURRICULUM VITAE HUAMIN LI UPDATED: DECEMBER 1, 2015 MAIN RESEARCH INTERESTS EDUCATION CURRICULUM VITAE HUAMIN LI UPDATED: DECEMBER 1, 2015 Postdoctoral Research Associate Center for Low Energy Systems Technology (LEAST), Department of Electrical Engineering University of Notre Dame, B20

More information

SOI/SOTB Compact Models

SOI/SOTB Compact Models MOS-AK 2017 An Overview of the HiSIM SOI/SOTB Compact Models Marek Mierzwinski*, Dondee Navarro**, and Mitiko Miura-Mattausch** *Keysight Technologies **Hiroshima University Agenda Introduction Model overview

More information

Field-Effect (FET) transistors

Field-Effect (FET) transistors Field-Effect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its current-carrying

More information

Memories Bipolar Transistors

Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Exams February 5 March 7 April 18 June 27 Exam Four

More information

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling? LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and

More information

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana

More information

Conductivity and Semi-Conductors

Conductivity and Semi-Conductors Conductivity and Semi-Conductors J = current density = I/A E = Electric field intensity = V/l where l is the distance between two points Metals: Semiconductors: Many Polymers and Glasses 1 Electrical Conduction

More information

CME 300 Properties of Materials. ANSWERS: Homework 9 November 26, As atoms approach each other in the solid state the quantized energy states:

CME 300 Properties of Materials. ANSWERS: Homework 9 November 26, As atoms approach each other in the solid state the quantized energy states: CME 300 Properties of Materials ANSWERS: Homework 9 November 26, 2011 As atoms approach each other in the solid state the quantized energy states: are split. This splitting is associated with the wave

More information