NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION

Size: px
Start display at page:

Download "NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION"

Transcription

1 Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION Exam Instructions: August 16, :00 AM - 1:00 PM CLOSED BOOK a. Write the last four digits of your Banner ID number on the top of every page. b. Work six (6) problems from the three (3) areas of specialization selected at the time of registration. Do not work more than two (2) problems in any one area. A Circuits and Electronics B Communications C Computers D Control Systems E Digital Signal Processing F Electric Energy Systems G Electromagnetics H Photonics c. Check the boxes below indicating which six (6) problems you want graded. (You must work two problems from each of the three areas you specified at the time of registration.) A Circuits and Electronics. B Communications.. C Computers D Control Systems.... E Digital Signal Processing F Electric Energy Systems. G Electromagnetics... H Photonics... a b c d e f

2 A (a) Circuits and Electronics Design a fully-differential telescopic operational amplifier for a minimum gainbandwidth product GB=100MHz and a load capacitance C L =10pF. Assume following 0.18um CMOS technology parameters: kn n =170μA/V 2, Vth n =0.45V, kn p =25uA/V 2, Vth p =0.45V, λ n =λ p =0.1V -1, C ox =4.2fF/μm 2 and a capacitive load C L =10pF (kn=μc ox ). Determine all transistor sizes including those in the biasing branch. Assume a single supply voltage Vdd=1.8V The design requires to determine bias currents and W/L sizes for all transistors. Estimate for your design: a) location of the dominant pole and second (high frequency) pole taking into account only gate-source (C gs ) parasitic capacitances (do not take into account C gd, C bd and C sb parasitic capacitances) the open loop gain and the slew rate of the op-amp.

3 A (b) Circuits and Electronics Design a single-ended two stage operational amplifier for a minimum gain-bandwidth product GB=10MHz and a load capacitance C L =50pF. Assume following 0.18um CMOS technology parameters: kn n =170μA/V 2, Vth n =0.45V, kn p =25uA/V 2, Vth p =0.45V, λ n =λ p =0.1V -1, C ox =4.2fF/μm 2 (kn=μc ox ). Determine all transistor sizes including those in the biasing branch. Assume a single supply voltage Vdd=1.8V The design requires to determine bias currents, W/L size all transistors, and to determine the value of the compensation capacitance. Estimate for your design: a) location of the dominant pole and second (high frequency) pole taking into account only gate-source (C gs ) parasitic capacitances (do not take into account C gd, C bd and C sb parasitic capacitances) the open loop gain and the slew rate of the op-amp.

4 A (c) Circuits and Electronics 1) Explain what are the main design constraints faced by analog designers in modern deep submicrometer (fine line) CMOS technology 2) a) Explain the three types of random mismatch errors in analog circuits. b) What layout techniques are used to minimize the effect of each type of mismatch error? Justify your answers

5 B (a) Communications Consider the two random variables X 1 and X 2 with joint pdf { 1 f X1,X 2 (x 1, x 2 ) = 16 for x 1 < 4, 2 < x 2 < 4, 0 otherwise. Determine whether X 1 and X 2 are independent and/or orthogonal.

6 B (b) Communications Consider the following moving average process Y n = 1/2 (X n +X n 1 ) where X n is a wide sense stationary (WSS) random process (n = 0, 1, 2,... ). (a) Determine whether Y n is a WSS random process. (b) Sketch the autocorrelation sequence of Y n and determine the power spectral density S Y Y (e jω ).

7 B (c) Communications Let the lifetime of a device be an exponential random variable with a mean of 24 hours. Suppose that 20 devices are tested and their lifetimes are measured, where the measurements are assumed to be independent of each other. Determine an estimate of the probability that the sum of the lifetimes is less than 500 hours by using the Central Limit Theorem. Hint: For an exponential random variable X with pdf { λe f X (x) = λx, x 0, 0, x < 0. and parameter λ, we have E(X) = 1/λ and Var(X) = 1/λ 2. A Q-function table is attached.

8

9 C (a) Computers The throughputs of two networking systems are measured 7 times. The mean (m) and standard deviation (s) of the sample throughput differences are 1.05, 1.62, respectively. Can we say with 99% confidence that one system is better that the other (the confidence interval does not include zero)? t [0.995, 6] =3.707.

10 C (b) Computers Suppose we use an M/M/1 queue to model a restaurant. Customers come to a restaurant at an average rate of 4 per hour. Each customer spends an average of half an hour eating the meal (excluding waiting time). What is the average number of customers in the restaurant? What is the probability that there are more than 10 customers in the restaurant?

11 C (c) Computers Two random variables, x, y, are measured in an experiment, and their means and variances are E[x]=2, Var[x]=4, and E[y]=3, Var[y]=4, respectively. Suppose the linear regression model turns out to be: y = 0.5 x + 2. What is the covariance between the two random variables? What is the coefficient of determination (R 2 ) of the regression model?

12 C (d) Computers You are building a system around a processor with in-order execution that runs at 2.0 GHz and has a CPI of 0.7 excluding memory accesses. The only instructions that read or write data from memory are loads (20% of all instructions) and stores (5% of all instructions). The memory system for this computer is composed of a split L1 cache that imposes no penalty on hits. Both the I-cache and D-cache are direct-mapped and hold 32KB each. The I-cache has a 3% miss rate and 32-byte blocks; the D-cache is write through with a 5% miss rate and 16-byte blocks. There is a write buffer on the D-cache that eliminates stalls for 95% of all writes. The 512KB write-back, unified L2 cache has 64-byte blocks and an access time of 15ns. It is connected to the L1 cache by a 128-bit data bus that runs at 266MHz and can transfer one 128-bit word per bus cycle. Of all memory references sent to the L2 cache in this system, 82% are satisfied without going to main memory. Also, 50% of all blocks replaced are dirty. The 128-bit-wide main memory has an access latency of 60ns, after which any number of bus words may be transferred at the rate of one per cycle on the 128-bit-wide 166MHz main memory bus. a. What is the average memory access time for instruction accesses? b. What is the average memory access time for data writes? c. What is the overall CPI, including memory accesses?

13 C (e) Computers Consider a dynamically scheduled, speculative, microprocessor with one load/store unit, one floating-point add unit, one integer add unit, and one floating-point multiplication unit. Assume that the arithmetic units are pipelined and that each functional unit has two reservation stations. Further assume that the instruction buffer (issue queue) holds at most eight instructions and that eight instructions can be fetched and issued simultaneously. If you feel that you must assume instruction execution latencies, state your assumptions. a. Give an instruction sequence that causes a stall due to a full instruction buffer. Briefly explain why your scenario causes this type of stall. b. Give an instruction sequence that causes a functional unit to stall, i.e., that causes a functional unit (at least one segment of its pipeline) to be idle. c. Assume that a branch is mispredicted. Explain when this is noticed and what happens as a result of this situation.

14 C (f) Computers Consider caches. a. Do ALL caches require that each cache line have a dirty bit? Why or why not? b. Do ALL caches require that on a write miss the missed cache line be fetched from the next level of the memory hierarchy? Why or why not? c. Does enlarging the cache ALWAYS give an application a better hit rate? Why or why not?

15 D (a) Control Systems If (A,C) is detectable, and there exists P > 0 such that A T P + PA PBB T P + C T C + 3P = 0 show that the matrix A + BK, K = B T P has eigenvalues with real parts less than 1.

16 D (b) Control Systems For the discrete-time system xt+1 ( )= x u, x()= find a control sequence, ut (), t = 0,1,2,..., to drive the state from the initial state to the final state x()= and then maintain that state for all t 2.

17 D (c) Control Systems Given the scalar system x Ý = 2x u + w, y = 2x with a disturbance given by wt ()= M + N cos( 2t +12 )u s t 7 ( ) where M, N are unknown values with M [.5,5],N [ 2,3]. It is desired that the system track the sinusoid rt ( ) = 1+ 2sin( 2t) and settle within 1 second. Design an output-feedback controller to make this happen.

18 E (a) Digital Signal Processing Consider a digital filter whose transfer function has a single pole at z = 1/2, a single pole at z = 0, and two zeros at z = 1. The transfer function includes a scale factor so that the DC response is 0 db. (a) Sketch the pole-zero pattern of the filter. (b) Determine the transfer function H(z). factor. Be sure to include (and determine) the scale (c) Assume the filter is stable and determine the impulse response h[n]. (d) Sketch the magnitude response of the filter H(e jω ) vs. ω for 0 ω π.

19 E (b) Digital Signal Processing (a) Assume that a binary word represents the amplitude of a signal. For a signed integer binary word length of b + 1 bits (one sign bit and b magnitude bits), determine the dynamic range in decibels (db) defined by ( ) largest possible word value dynamic range db = 20 log 10. smallest possible word value Your expression should only be a function of b. (b) Show that your expression in (a) can be approximated as dynamic range db 20 log 10 ( 2 b ) 6.02 b (db) (c) Use the simplified result in (b) to explain why a 16 bit analog-to-digital (A/D) converter might be preferred over 8 bit A/D converter for high-fidelity audio.

20 E (c) Digital Signal Processing PROBLEM DSP: Linear Phase filters a) (3 pts) Define the frequency response of a generic linear phase filter. Why is linear phase an important property to have in a filter? Can infinite impulse response filters ever be linear phase under any circumstances? Explain. b) (3 pts) To achieve linear phase, a filter must have either a symmetric or antisymmetric impulse response. Assume that the impulse response of the filter is given by h[n] where 0! n! N. Write the symmetry and anti-symmetry equations in terms of h[n] for a generic linear phase system. c) (2 pts) Derive the z-transform domain relation that must be satisfied for any linear phase system. d) (2 pts) Given that h[n] is real and linear phase and that the corresponding z-transform H(z) has zeros at and (1.25 j2). What other zeros must H(z) have? Note: this answer can be calculated from the relation of c) if you have not memorized it.

21 F (a) Electric Energy Systems X 1 2 Generator Transformer 1 MVA 2 MVA 60 Hz, 4160 V 4160 Delta 480 Yg Wye grounded Xo=X1=X2=0.1pu Xd =0.2, X2=0.18,Xo=.1pu Sketch the sequence Thevenin networks as seen from bus 2 Tell me how these networks would be connected for the following faults Three phase Single line to ground Line-line-ground through fault impedance For a single line-ground fault at X Find the line currents and line to ground voltages at the terminals of the generator

22 F (b) Electric Energy Systems Figure 1 shows a single-line diagram of a three-phase, 60-Hz synchronous generator, connected through a transformer and parallel transmission lines to an infinite bus. All reactances are given in per-unit on a common system base. a. If the infinite bus receives 1 per unit real power at 0.9 p.f. lagging, determine the equation for the electrical power delivered by the generator versus its power angle δ. b. The generator is initially operating in the stead-state condition when a permanent threephase-to-ground bolted short circuit fault occurs at point F. The fault is then cleared by opening circuit breakers B13 and B22 in 5 cycles. These circuit breakers then remain open. Is the system stable with respect to the fault? 1 2 G Xtr=0.2 B12 X12=0.2 3 B21 Xd =0.2 B11 F X13=0.2 X23=0.2 B13 B22 Figure 1: Single-line diagram for transient stability analysis Vbus=1.0

23 F (c) Electric Energy Systems A 440 V, 500 kw, constant impedance, three-phase, Wye-Grounded, balanced load has a rated power factor of 0.8 lagging, and is being fed by a four-wire system. The system line voltages are as follows: V AB 0 = V, V = BC 0 V Find out the line currents in all three lines and the current flowing through the neutral. Clearly mention any assumption you have to make to solve this problem.

24 G (a) Electromagnetics

25 G (b) Electromagnetics

26 G (c) Electromagnetics

27 H (a) Photonics The figure below shows a hemispherical receiving surface of radius r. A small planar Lambertian source of area A and radiance L is placed as shown (at the center of the sphere that contains the hemisphere). The angle θ z shown in the figure is known as the zenith angle. Receiver θ z r Source Area A Radiance L (a) What is the irradiance at a point on the receiver that is straight up from the source (where θ z = 0)? (b) At what zenith angle will the irradiance at the receiver be half that for a zenith angle of 0 degrees? (c) What is the total flux (power) that is received by the hemisphere?

28 H (b) Photonics A simple imaging system is observing an object (obj) at a distance of 100 mm from a lens. In addition to the object, there is background radiation (bkg) as shown below. The lens has a focal length of 50 mm and a radius of 6 mm. L bkg = 0.1 mw/cm 2 -sr 100 mm L obj = 1 mw/cm 2 -sr A obj = 1 cm 2 6 mm f = 50 mm Detector 1 mm x 1 mm (a) At what distance from the lens is the image formed? The detector will be placed at this position. (b) What is the working F/# (F-number) of the system (coming into the detector)? (c) What is the angular field-of-view of the system? (d) What is the irradiance at the detector due to the background? What is the flux at the detector due to the background? (e) What is the irradiance at the detector due to the object? What is the flux at the detector due to the object?

29 H (c) Photonics In terms of the following functions: U g (x,y) = ideal geometric optics coherent image field I g (x,y) = ideal geometric optics incoherent image intensity h(x,y) = coherent impulse response of the imaging system Write an expression for each of the following: a) the coherent image b) the incoherent image c) the coherent (amplitude) transfer function d) the incoherent transfer function e) the spatial frequency spectrum of the coherent image f) the spatial frequency spectrum of the incoherent image

30 H (d) Photonics An ideal (smooth) square object (side length 2w) of uniform reflectance is illuminated by a unit amplitude coherent optical beam. At a distance s from the object center is a tiny reflector. The reflector is also illuminated by the beam so the reflected light acts like it came from a point source. 2w Point source s (a) Write an expression that describes the object and point source as shown in the figure. Place the point source at the axis of an x-y coordinate system. (b) Derive an expression for the Fraunhofer field for the light that reflects from the combined object and point source. (c) Derive an expression for the Fraunhofer intensity of the object and point source.

31 H (e) Photonics Consider the ring optical cavity shown in the following diagram. (a) Find the formula for the minimum spot size for a Gaussian beam and identify the location in the cavity where the beam has minimum spot size. (b) Find the stability condition of this ring cavity (c) Compute the spot size at the lens if d=10cm, f=20cm, and λ 0 =6328Å.

32 H (f) Photonics An optical system that alters the polarization of a plane wave can be described by the Jones matrix. The wave retarders are represented by the following matrix, 1 0 2π ΔnL T wave retarder =, where Γ =. 0 exp( ) jγ λ Ax Find the Jones vectors, J = Ay (a) (b) y Input 45 0 x Output Half Wave Retarder

NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION

NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION Exam Instructions: January 10, 011 9:00 AM - 1:00 PM

More information

Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION

Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION JANUARY 12, 2015 9:00 AM 1:00PM CLOSED BOOK Exam Instructions:

More information

Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION

Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION Write your four digit code here... NEW MEXICO STATE UNIVERSITY THE KLIPSCH SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Ph.D. QUALIFYING EXAMINATION AUGUST 17, 2015 9:00 AM 1:00 PM CLOSED BOOK (except

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Electronics and Communication Exercise 1

Electronics and Communication Exercise 1 Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =

More information

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM. ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until

More information

Circuit Theory ES3, EE21

Circuit Theory ES3, EE21 Circuit Theory ES3, EE21 2017 ECE PhD Qualifier: Circuit Theory (a) Find the transfer function for the circuit shown below, H(jω) = V out/v in. The op amp may be considered ideal within the operating limits

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

Fourier Methods in Digital Signal Processing Final Exam ME 579, Spring 2015 NAME

Fourier Methods in Digital Signal Processing Final Exam ME 579, Spring 2015 NAME Fourier Methods in Digital Signal Processing Final Exam ME 579, Instructions for this CLOSED BOOK EXAM 2 hours long. Monday, May 8th, 8-10am in ME1051 Answer FIVE Questions, at LEAST ONE from each section.

More information

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name:

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name: EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed Scientific calculators are allowed Complete

More information

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2 Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there. ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Introduction to Synchronous. Machines. Kevin Gaughan

Introduction to Synchronous. Machines. Kevin Gaughan Introduction to Synchronous Machines Kevin Gaughan The Synchronous Machine An AC machine (generator or motor) with a stator winding (usually 3 phase) generating a rotating magnetic field and a rotor carrying

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

The Cooper Union Department of Electrical Engineering ECE111 Signal Processing & Systems Analysis Final May 4, 2012

The Cooper Union Department of Electrical Engineering ECE111 Signal Processing & Systems Analysis Final May 4, 2012 The Cooper Union Department of Electrical Engineering ECE111 Signal Processing & Systems Analysis Final May 4, 2012 Time: 3 hours. Close book, closed notes. No calculators. Part I: ANSWER ALL PARTS. WRITE

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM Ph.D/D.Eng. Electrical Engineering Option These are the general topics for the

More information

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS ) ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

More information

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16 EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16 Instructions: Write your name and section number on all pages Closed book, closed notes; Computers and cell phones are not allowed You can use

More information

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers 6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers Michael Perrott Massachusetts Institute of Technology March 8, 2005 Copyright 2005 by Michael H. Perrott Notation for Mean,

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

Question 1, ElecEng 410

Question 1, ElecEng 410 Signal Processing Question 1, ElecEng 410 1. (a) An analog signal X a (t) = sin(360πt) + sin(480πt) + sin(720πt) is sampled at 600 times per second. Determine: The Nyquist sampling rate for xa () t, The

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

Chapter 8: Unsymmetrical Faults

Chapter 8: Unsymmetrical Faults Chapter 8: Unsymmetrical Faults Introduction The sequence circuits and the sequence networks developed in the previous chapter will now be used for finding out fault current during unsymmetrical faults.

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Lecture 17 Date:

Lecture 17 Date: Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1

NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 Multi-processor vs. Multi-computer architecture µp vs. DSP RISC vs. DSP RISC Reduced-instruction-set Register-to-register operation Higher throughput by using

More information

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012 Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and Computer Sciences University of California, Berkeley Final Exam: Friday, August 0, 202 Last Name:

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o

More information

KINGS COLLEGE OF ENGINEERING Punalkulam

KINGS COLLEGE OF ENGINEERING Punalkulam KINGS COLLEGE OF ENGINEERING Punalkulam 613 303 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING POWER SYSTEM ANALYSIS QUESTION BANK UNIT I THE POWER SYSTEM AN OVERVIEW AND MODELLING PART A (TWO MARK

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

The Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic

The Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Inverter Revised from Digital Integrated Circuits, Jan M. Rabaey el, 2003 Propagation Delay CMOS

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f6fs_elct7.fm - Electronics II Final Examination Problems Points. 5. 0 3. 5 Total 40 Was the exam fair? yes no The University of Toledo f6fs_elct7.fm - Problem 5 points Given is

More information

R13 SET Derive the expression for the maximum bending stress developed in the leaf spring and also the central deflection of a leaf spring.

R13 SET Derive the expression for the maximum bending stress developed in the leaf spring and also the central deflection of a leaf spring. Code No: RT22013 R13 SET - 41 STRENGTH OF MATERIALS - II (Civil Engineering) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements

Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements Analysis and Design of Analog Integrated Circuits Lecture 14 Noise Spectral Analysis for Circuit Elements Michael H. Perrott March 18, 01 Copyright 01 by Michael H. Perrott All rights reserved. Recall

More information

Ph.D. Qualifying Exam. Electrical Engineering Part I

Ph.D. Qualifying Exam. Electrical Engineering Part I Ph.D. Qualifying Exam February 5th, 2015 1:00-5:00pm Electrical Engineering Part I Instructions: This is a closed-book/closed-notes exam module, four hours in duration. There are ten (10) problems in this

More information

ECE 201 Fall 2009 Final Exam

ECE 201 Fall 2009 Final Exam ECE 01 Fall 009 Final Exam December 16, 009 Division 0101: Tan (11:30am) Division 001: Clark (7:30 am) Division 0301: Elliott (1:30 pm) Instructions 1. DO NOT START UNTIL TOLD TO DO SO.. Write your Name,

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

ELECTRICAL AND COMPUTER ENGINEERING PhD QUALIFYING EXAMINATION. Session 1. August 20, 2007

ELECTRICAL AND COMPUTER ENGINEERING PhD QUALIFYING EXAMINATION. Session 1. August 20, 2007 ELECTRICAL AND COMPUTER ENGINEERING PhD QUALIFYING EXAMINATION Session 1 August 20, 2007 Be sure to put your ID number on each sheet that has material to be graded. Do not put your name on any sheet. There

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

EE Branch GATE Paper 2010

EE Branch GATE Paper 2010 Q.1 Q.25 carry one mark each 1. The value of the quantity P, where, is equal to 0 1 e 1/e 2. Divergence of the three-dimensional radial vector field is 3 1/r 3. The period of the signal x(t) = 8 is 0.4

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

XXXXXXXXXXXXXXX. First Pre-Board Examination, Physics

XXXXXXXXXXXXXXX. First Pre-Board Examination, Physics Series SSO Code No. 55/1/B Roll No. Candidates must write the code on the title page of the answer book General Instructions: Please check that this question paper contains 6 printed pages. Code number

More information

Electrical Engineering Written PhD Qualifier Exam Spring 2014

Electrical Engineering Written PhD Qualifier Exam Spring 2014 Electrical Engineering Written PhD Qualifier Exam Spring 2014 Friday, February 7 th 2014 Please do not write your name on this page or any other page you submit with your work. Instead use the student

More information

Chapter 3 AUTOMATIC VOLTAGE CONTROL

Chapter 3 AUTOMATIC VOLTAGE CONTROL Chapter 3 AUTOMATIC VOLTAGE CONTROL . INTRODUCTION TO EXCITATION SYSTEM The basic function of an excitation system is to provide direct current to the field winding of the synchronous generator. The excitation

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

ECE-340, Spring 2015 Review Questions

ECE-340, Spring 2015 Review Questions ECE-340, Spring 2015 Review Questions 1. Suppose that there are two categories of eggs: large eggs and small eggs, occurring with probabilities 0.7 and 0.3, respectively. For a large egg, the probabilities

More information

ECE 585 Power System Stability

ECE 585 Power System Stability Homework 1, Due on January 29 ECE 585 Power System Stability Consider the power system below. The network frequency is 60 Hz. At the pre-fault steady state (a) the power generated by the machine is 400

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

BENG 186B Winter 2012 Final

BENG 186B Winter 2012 Final Name (Last, First): BENG 186B Winter 2012 Final This exam is closed book, closed note, calculators are OK. Circle and put your final answers in the space provided; show your work only on the pages provided.

More information

NAME SID EE42/100 Spring 2013 Final Exam 1

NAME SID EE42/100 Spring 2013 Final Exam 1 NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

Communications and Signal Processing Spring 2017 MSE Exam

Communications and Signal Processing Spring 2017 MSE Exam Communications and Signal Processing Spring 2017 MSE Exam Please obtain your Test ID from the following table. You must write your Test ID and name on each of the pages of this exam. A page with missing

More information

EE538 Final Exam Fall :20 pm -5:20 pm PHYS 223 Dec. 17, Cover Sheet

EE538 Final Exam Fall :20 pm -5:20 pm PHYS 223 Dec. 17, Cover Sheet EE538 Final Exam Fall 005 3:0 pm -5:0 pm PHYS 3 Dec. 17, 005 Cover Sheet Test Duration: 10 minutes. Open Book but Closed Notes. Calculators ARE allowed!! This test contains five problems. Each of the five

More information

B.E. / B.Tech. Degree Examination, April / May 2010 Sixth Semester. Electrical and Electronics Engineering. EE 1352 Power System Analysis

B.E. / B.Tech. Degree Examination, April / May 2010 Sixth Semester. Electrical and Electronics Engineering. EE 1352 Power System Analysis B.E. / B.Tech. Degree Examination, April / May 2010 Sixth Semester Electrical and Electronics Engineering EE 1352 Power System Analysis (Regulation 2008) Time: Three hours Answer all questions Part A (10

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Conventional Paper I-2010

Conventional Paper I-2010 Conventional Paper I-010 1. (a) Sketch the covalent bonding of Si atoms in a intrinsic Si crystal Illustrate with sketches the formation of bonding in presence of donor and acceptor atoms. Sketch the energy

More information

Very Large Scale Integration (VLSI)

Very Large Scale Integration (VLSI) Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay

More information

University of the Philippines College of Science PHYSICS 72. Summer Second Long Problem Set

University of the Philippines College of Science PHYSICS 72. Summer Second Long Problem Set University of the Philippines College of Science PHYSICS 72 Summer 2012-2013 Second Long Problem Set INSTRUCTIONS: Choose the best answer and shade the corresponding circle on your answer sheet. To change

More information

Three Phase Circuits

Three Phase Circuits Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/ OUTLINE Previously on ELCN102 Three Phase Circuits Balanced

More information

GATE 2007 Electronics and Communication Engineering

GATE 2007 Electronics and Communication Engineering GATE 2007 Electronics and Communication Engineering Q.1 to Q.20 carry one mark each 1. If E denotes expectation, the variance of a random variable X is given by (A) E[X ] E [X] (C) E[X ] (B) E[X ] E [X]

More information

GATE 2009 Electronics and Communication Engineering

GATE 2009 Electronics and Communication Engineering GATE 2009 Electronics and Communication Engineering Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + y =e (A) 1 (B) 2 (C) 3 (D) 4 is 2. The Fourier series of a

More information

University of Illinois ECE 313: Final Exam Fall 2014

University of Illinois ECE 313: Final Exam Fall 2014 University of Illinois ECE 313: Final Exam Fall 2014 Monday, December 15, 2014, 7:00 p.m. 10:00 p.m. Sect. B, names A-O, 1013 ECE, names P-Z, 1015 ECE; Section C, names A-L, 1015 ECE; all others 112 Gregory

More information

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002 STANFORD UNIVERSITY Department of Electrical Engineering SAMPLE FINAL EXAMINATION Fall Quarter, 2002 EE214 8 December 2002 CLOSED BOOK; Two std. 8.5 x 11 sheets of notes permitted CAUTION: Useful information

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

Cambridge International Examinations Cambridge International Advanced Level *6106210292* PHYSICS 9702/42 Paper 4 A2 Structured Questions May/June 2014 2 hours Candidates answer on the Question Paper. No

More information

1 (30 pts) Dominant Pole

1 (30 pts) Dominant Pole EECS C8/ME C34 Fall Problem Set 9 Solutions (3 pts) Dominant Pole For the following transfer function: Y (s) U(s) = (s + )(s + ) a) Give state space description of the system in parallel form (ẋ = Ax +

More information

THE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunications FINALEXAMINATION. Session

THE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunications FINALEXAMINATION. Session Name: Student ID: Signature: THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications FINALEXAMINATION Session 00 ELEC46 Power System Analysis TIME ALLOWED: 3 hours TOTAL

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 6: Output

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie

More information

Name. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7.

Name. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7. Name Section Short Answer Questions 1. (20 Pts) 2. (10 Pts) 3. (5 Pts). (10 Pts) 5. (10 Pts) Regular Questions 6. (25 Pts) 7. (20 Pts) Notes: 1. Please read over all questions before you begin your work.

More information

Chapter 5 Steady-State Sinusoidal Analysis

Chapter 5 Steady-State Sinusoidal Analysis Chapter 5 Steady-State Sinusoidal Analysis Chapter 5 Steady-State Sinusoidal Analysis 1. Identify the frequency, angular frequency, peak value, rms value, and phase of a sinusoidal signal. 2. Solve steady-state

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Electronics II. Final Examination

Electronics II. Final Examination f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm

More information

Q. 1 Q. 5 carry one mark each.

Q. 1 Q. 5 carry one mark each. GATE 2019 General Aptitude (GA) Set-3 Q. 1 Q. 5 carry one mark each. Q.1 I am not sure if the bus that has been booked will be able to all the students. (A) sit (B) deteriorate (C) fill (D) accommodate

More information

GATE 2008 Electrical Engineering

GATE 2008 Electrical Engineering GATE 2008 Electrical Engineering Q.1 Q. 20 carry one mark each. 1. The number of chords in the graph of the given circuit will be + _ (A) 3 (B) 4 (C) 5 (D) 6 2. The Thevenin'a equivalent of a circuit operating

More information

5. You may use the following values of physical constants wherever necessary. Class XII Physics (042) Sample Question Paper

5. You may use the following values of physical constants wherever necessary. Class XII Physics (042) Sample Question Paper Class XII Physics (04) Sample Question Paper 018-19 Time allowed: hours. Max. Marks: 70 General Instructions: 1. All questions are compulsory. There are 7 questions in all.. This question paper has four

More information

Performance, Power & Energy. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So

Performance, Power & Energy. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So Performance, Power & Energy ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So Recall: Goal of this class Performance Reconfiguration Power/ Energy H. So, Sp10 Lecture 3 - ELEC8106/6102 2 PERFORMANCE EVALUATION

More information

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO: CHAPTER16 Two-Port Networks THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO: Calculate the admittance, impedance, hybrid, and transmission parameter for two-port networks. Convert

More information

ICS 233 Computer Architecture & Assembly Language

ICS 233 Computer Architecture & Assembly Language ICS 233 Computer Architecture & Assembly Language Assignment 6 Solution 1. Identify all of the RAW data dependencies in the following code. Which dependencies are data hazards that will be resolved by

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

1. Consider the biconvex thick lens shown in the figure below, made from transparent material with index n and thickness L.

1. Consider the biconvex thick lens shown in the figure below, made from transparent material with index n and thickness L. Optical Science and Engineering 2013 Advanced Optics Exam Answer all questions. Begin each question on a new blank page. Put your banner ID at the top of each page. Please staple all pages for each individual

More information

Basics of Electric Circuits

Basics of Electric Circuits António Dente Célia de Jesus February 2014 1 Alternating Current Circuits 1.1 Using Phasors There are practical and economic reasons justifying that electrical generators produce emf with alternating and

More information

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, 2006 6-7 pm, Room TBA First retrieve your EE2110 final and other course papers and notes! The test will be closed book

More information