EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

Size: px
Start display at page:

Download "EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002"

Transcription

1 STANFORD UNIVERSITY Department of Electrical Engineering SAMPLE FINAL EXAMINATION Fall Quarter, 2002 EE214 8 December 2002 CLOSED BOOK; Two std. 8.5 x 11 sheets of notes permitted CAUTION: Useful information may be included at the end of a problem statement, so be sure to read each problem COMPLETELY before beginning to work on it. We will be incredibly unforgiving about failures to read the problems thoroughly. Count the number of pages you have, and make sure it equals the page count shown at the bottom, just in case the copy machine decided to omit a page here or there to trip you up. NOTES: Be sure to summarize your answers in the spaces provided to help us determine correct answers quickly during grading. However, turn in and show all work, as partial credit will be given. BE SURE to put your name on all answer sheets and booklets. Make reasonable approximations, but be sure to state all assumptions. Put your name on each booklet and loose page you intend to turn in (now might be a good time). You may read the following after the exam to save time: Regrade policy: We photocopy a percentage of final exams on a random sampling basis to give the teaching staff a chance to spot systematic grading errors even after we ve handed back exam booklets. Despite our best efforts, though, some mistakes in grading occasionally evade detection by our extensive quality control procedures. If you feel that you have been the victim of a (hopefully rare) grading error, submit a written regrade request, along with your exam, before January 7, The entire exam will be studied for regrading. We hope to have final exams and final course grades available by noon on Friday, December 12, at the office of EE214 administrative associate Ann Guerra (CIS-207). DO NOT CALL or . We cannot release exam and final course grades over the phone. To get your exam, please show up in person and present your student ID, or wait for Axess data to become available. SITN students will receive their exams and final grade through regular SITN channels. Happy holidays! Page 1 of 9

2 PROBLEM 1: Negative feedback has been the dominant paradigm for so long that a prejudice (subtle or not) against positive feedback prevails among many engineers. This problem investigates one possible application of positive feedback in linear circuits, beyond the standard fare of oscillators and flipflops. Since signs are critically important here, little or no partial credit will be awarded for answers that contain sign errors. Suppose that an engineer at that perennially struggling startup, SubOptimal Products, had intended to make a standard non-inverting amplifier, but inadvertently mixed up the two input terminals as follows: FIGURE 1. Tragic mistake or company savior? v IN - + G(s) R 2 v OUT R 1 a) What is the loop transmission of this system? Remember: Watch those signs! Ans: L(s) = b) Provide a block diagram for the circuit: FIGURE 2. Block diagram for Figure 1 (note the minus sign at the summing junction) v IN Σ - v OUT Page 2 of 9

3 c) What is the closed-loop transfer function, A(s) = v OUT /v IN, for this system? Ans: A(s) = d) Assume that the op-amp used by SubOptimal has the following transfer function: Gs ( ) = G ( s + 1), (EQ 1) where G(s) is defined as the output voltage, divided by the differential input voltage. Derive expressions for the crossover frequency and the closed-loop DC gain for the circuit. Again, watch signs! Ans: ω c = Ans: A 0 = e) Implicit in your answer to part d) is the seed of hope. Treat the closed-loop connection (i.e., op-amp plus two resistors) as a single op-amp that will be used to make a standard inverting integrator using an input resistor of 1kilohm, and an integrating capacitor of 1µF. The SubOptimal op-amp has a DC gain, G 0, of only 2001, draws no current through its input terminals, and has zero output resistance. Ignore the op-amp pole, and sketch the unit step response of the integrator if the ratio of resistors, R 2 /R 1, is If you do not trust your answer to d), you may, with reduced credit, assume that the overall system s closed-loop DC gain magnitude is 10 (but still inverting). FIGURE 3. Unit step response of integrator (notice sign on y-axis label) v OUT t Page 3 of 9

4 PROBLEM 2: As you can appreciate from having labored on the midterm design, a lowheadroom cascode is an extremely useful circuit to have around. This problem examines a design issues associated with one particular circuit: FIGURE 4. Simple low-voltage cascoded mirror VDD I OUT V BIAS I REF M4 M5 M1 M2 M3 Neglect body effect, assume long-channel (i.e., square-law) behavior, and further assume that, in saturation, the output resistance is infinite (ah, if only it were so...). Additionally, assume that all devices are of equal length. The PMOS mirror is similarly perfect, and has a precise 1:1 current ratio. a) Let W 2 = W 3 = n 2 W 4 = n 2 W 5 = W, with n > 1. Derive a condition for W 1 in terms of W and n such that M2 and M3 are on the edge of saturation. Ans: W 1 = b) An alternative low-voltage cascode circuit is shown in the following figure: Page 4 of 9

5 FIGURE 5. Alternative low-voltage cascoded mirror I REF I OUT R REF M2 M4 M1 M3 Using the same assumptions as in part a), and additionally assuming that all transistors are the same, derive an expression for R REF such that M1 and M2 are both in saturation. Ans: R REF = Page 5 of 9

6 PROBLEM 3: The method of open-circuit time constants is, as we all know, an approximate method whose primary value is its ability to identify bandwidth-limiting elements. As long as certain criteria are met, open-circuit time constant estimates are quantitatively reasonable. Consider the following circuit: FIGURE 6. Common-source amplifier with source bypass capacitor VDD R L v OUT v IN C L R E C E a) Neglecting body effect and channel-length modulation, derive an expression for R 1o, the open-circuit resistance facing the load capacitance C L, and R 2o, the corresponding resistance facing the source bypass capacitance C E. Assume that the gate is driven from a zero-impedance source, exactly as shown. Assume that the two capacitances shown are the only ones in the entire circuit. Also assume that the transistor is magically biased into the saturation region. Ans: R 1o = R 2o = b) What is the low-frequency voltage gain of this circuit if R E is much larger than 1/g m of the transistor? Ans: DC gain = c) Open-circuit time constants would suggest that increasing the size of C E would inevitably degrade bandwidth. To evaluate the quality of this prediction, derive a complete Page 6 of 9

7 expression for the transfer function of this amplifier (include the 1/g m term neglected in part b). It may be helpful to notice that the assumptions given allow you to consider what s happening in the input circuit independently of what s happening in the output circuit. Ans: H(s) = d) Provide an expression for C E that maximizes bandwidth (write zero if that s the right answer). If there appear to be several choices, select the one that maximizes the bandwidth subject to the constraint of a monotonic frequency response: Ans: Optimum C E = Complete the following sentence: The method of open-circuit time constants is/is not (circle one) accurate in this case because Page 7 of 9

8 PROBLEM 4: No Stanford EE should be permitted to graduate without having studied the oscillator circuit that started HP on its road to success. The following circuit is a simplified version of the Wien (pronounced veen ) bridge that Mr. Hewlett designed for his master s thesis: FIGURE 7. Simplified Wien (not Wein!) bridge oscillator C R G v OUT C R a) Derive an expression for the loop transmission of this system. In this and subsequent parts, you may assume that the quantity G is scalar. Ans: LT(s) = b) For both polarities of G, sketch the collection of all possible closed-loop pole locations below. That is, sketch the locus of poles as the magnitude of G varies: G < 0: G > 0: c) Devise a simple implementation of the gain block in Figure 7, using one ideal op-amp and at most two resistors. Denote as R 2 the resistor that ties to the op-amp output, and Page 8 of 9

9 name the other one R 1. Note: Strictly speaking, root locus diagrams are not needed to answer this part, but they may be helpful in providing insight. Watch your signs; they count! FIGURE 8. My gain block for the Wien bridge oscillator is shown below: What magnitude should R 2 /R 1 have to make an oscillator? Ans: R 2 /R 1 = d) For the conditions in part c), what is the oscillation frequency if R = 10kΩ and C = 1nF? Be sure to specify units. Ans: Oscillation frequency = e) From your locus, you should discern a practical difficulty with this oscillator (actually, all oscillators), and that is that changes in the gain G can cause the oscillation to grow or decay exponentially. The ingenious solution that Mr. Hewlett employed was to make one of the resistors (we re talking about R 1 and R 2 ) vary with the output amplitude. Specifically, he used a light bulb filament, whose resistance varies with temperature. A change in amplitude changes the temperature, so the light bulb s resistance is a function of amplitude. Arguing from your root locus, should the light bulb form part of R 1 or R 2 if the filament resistance has a positive temperature coefficient? Explain your reasoning. Ans: The light bulb should be part of because, as seen from my locus for G > 0/ G < 0 (circle only one), (insert brilliant insight here) Page 9 of 9

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000.

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000. Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 Electronic Circuits Fall 2000 Final Exam Please write your name in the space provided below, and circle

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EECS 40 Spring 2000 Introduction to Microelectronic Devices Prof. King MIDTERM EXAMINATION

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

EE-202 Exam III April 13, 2015

EE-202 Exam III April 13, 2015 EE-202 Exam III April 3, 205 Name: (Please print clearly.) Student ID: CIRCLE YOUR DIVISION DeCarlo-7:30-8:30 Furgason 3:30-4:30 DeCarlo-:30-2:30 202 2022 2023 INSTRUCTIONS There are 2 multiple choice

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012 Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and Computer Sciences University of California, Berkeley Final Exam: Friday, August 0, 202 Last Name:

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your

More information

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130 ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED

More information

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A ECS 40, Fall 2008 Prof. ChangHasnain Test #3 Version A 10:10 am 11:00 am, Wednesday December 3, 2008 Total Time Allotted: 50 minutes Total Points: 100 1. This is a closed book exam. However, you are allowed

More information

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM. ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!

More information

D G 2 H + + D 2

D G 2 H + + D 2 MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Final Exam May 21, 2007 180 minutes Johnson Ice Rink 1. This examination consists

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

Design Engineering MEng EXAMINATIONS 2016

Design Engineering MEng EXAMINATIONS 2016 IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

More information

6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson

6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson First, let s take a moment to further explore device matching for current mirrors: I R I 0 Q 1 Q 2 and ask what happens when Q 1 and Q 2 operate at different temperatures. It turns out that grinding through

More information

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS ) ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

More information

ECE 202 Fall 2013 Final Exam

ECE 202 Fall 2013 Final Exam ECE 202 Fall 2013 Final Exam December 12, 2013 Circle your division: Division 0101: Furgason (8:30 am) Division 0201: Bermel (9:30 am) Name (Last, First) Purdue ID # There are 18 multiple choice problems

More information

6.302 Feedback Systems

6.302 Feedback Systems MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Fall Term 2005 Issued : November 18, 2005 Lab 2 Series Compensation in Practice Due

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

ECE Circuit Theory. Final Examination. December 5, 2008

ECE Circuit Theory. Final Examination. December 5, 2008 ECE 212 H1F Pg 1 of 12 ECE 212 - Circuit Theory Final Examination December 5, 2008 1. Policy: closed book, calculators allowed. Show all work. 2. Work in the provided space. 3. The exam has 3 problems

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Summary Notes ALTERNATING CURRENT AND VOLTAGE

Summary Notes ALTERNATING CURRENT AND VOLTAGE HIGHER CIRCUIT THEORY Wheatstone Bridge Circuit Any method of measuring resistance using an ammeter or voltmeter necessarily involves some error unless the resistances of the meters themselves are taken

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

EE-202 Exam III April 6, 2017

EE-202 Exam III April 6, 2017 EE-202 Exam III April 6, 207 Name: (Please print clearly.) Student ID: CIRCLE YOUR DIVISION DeCarlo--202 DeCarlo--2022 7:30 MWF :30 T-TH INSTRUCTIONS There are 3 multiple choice worth 5 points each and

More information

EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation

EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation Tim Davidson Ext. 27352 davidson@mcmaster.ca Objective To use the root locus technique to design a lead compensator for a marginally-stable

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a

More information

ECE 201 Fall 2009 Final Exam

ECE 201 Fall 2009 Final Exam ECE 01 Fall 009 Final Exam December 16, 009 Division 0101: Tan (11:30am) Division 001: Clark (7:30 am) Division 0301: Elliott (1:30 pm) Instructions 1. DO NOT START UNTIL TOLD TO DO SO.. Write your Name,

More information

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there. ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

More information

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-4 Biasing

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

Lab 10: DC RC circuits

Lab 10: DC RC circuits Name: Lab 10: DC RC circuits Group Members: Date: TA s Name: Objectives: 1. To understand current and voltage characteristics of a DC RC circuit 2. To understand the effect of the RC time constant Apparatus:

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

EE-202 Exam III April 13, 2006

EE-202 Exam III April 13, 2006 EE-202 Exam III April 13, 2006 Name: (Please print clearly) Student ID: CIRCLE YOUR DIVISION DeCarlo 2:30 MWF Furgason 3:30 MWF INSTRUCTIONS There are 10 multiple choice worth 5 points each and there is

More information

Physics 240 Fall 2005: Exam #3. Please print your name: Please list your discussion section number: Please list your discussion instructor:

Physics 240 Fall 2005: Exam #3. Please print your name: Please list your discussion section number: Please list your discussion instructor: Physics 240 Fall 2005: Exam #3 Please print your name: Please list your discussion section number: Please list your discussion instructor: Form #1 Instructions 1. Fill in your name above 2. This will be

More information

Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras

Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 14 Oscillators Let us consider sinusoidal oscillators.

More information

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2 EE 4: Introduction to Microelectronic Circuits Spring 8: Midterm Venkat Anantharam 3/9/8 Total Time Allotted : min Total Points:. This is a closed book exam. However, you are allowed to bring two pages

More information

Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ

Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ EECS 16A Designing Information Devices and Systems I Fall 2017 Midterm 2 Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ PINT your student ID: PINT AND SIGN your name:, (last name) (first name) (signature)

More information

Physics Exam II

Physics Exam II Physics 208 - Exam II Spring 2018 (all sections) - March 5, 2018. Please fill out the information and read the instructions below, but do not open the exam until told to do so. Rules of the exam: 1. You

More information

IMPORTANT Read these directions carefully:

IMPORTANT Read these directions carefully: Physics 208: Electricity and Magnetism Common Exam 2, October 17 th 2016 Print your name neatly: First name: Last name: Sign your name: Please fill in your Student ID number (UIN): _ - - Your classroom

More information

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,

More information

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed You may use the equation sheet provided but

More information

Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

More information

Designing Information Devices and Systems I Spring 2019 Homework 11

Designing Information Devices and Systems I Spring 2019 Homework 11 Last Updated: 2019-04-12 23:38 1 EECS 16A Designing Information Devices and Systems I Spring 2019 Homework 11 This homework is due April 19, 2019, at 23:59. Self-grades are due April 23, 2019, at 23:59.

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

EE3901 A2001. Semiconductor Devices. Exam 1

EE3901 A2001. Semiconductor Devices. Exam 1 Name ECE Box # Problem Score Points 1 10 2 30 3 35 4 25 EE3901 A2001 Semiconductor Devices Exam 1 This is a closed book test! You are allowed one sheet (both sides) of notes. Note: Potentially useful reference

More information

General Physics II (PHYS 104) Exam 2: March 21, 2002

General Physics II (PHYS 104) Exam 2: March 21, 2002 General Physics II (PHYS 104) Exam 2: March 21, 2002 Name: Multiple Choice (3 points each): Answer the following multiple choice questions. Clearly circle the response (or responses) that provides the

More information

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1 E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

ECE2210 Final given: Spring 08

ECE2210 Final given: Spring 08 ECE Final given: Spring 0. Note: feel free to show answers & work right on the schematic 1. (1 pts) The ammeter, A, reads 30 ma. a) The power dissipated by R is 0.7 W, what is the value of R. Assume that

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

Capacitors. Chapter How capacitors work Inside a capacitor

Capacitors. Chapter How capacitors work Inside a capacitor Chapter 6 Capacitors In every device we have studied so far sources, resistors, diodes and transistors the relationship between voltage and current depends only on the present, independent of the past.

More information

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio EECS 16A Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2 Exam Location: 100 Genetics & Plant Bio PINT your student ID: PINT AND SIGN your name:, (last

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Test II Michael R. Gustafson II

Test II Michael R. Gustafson II 'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ EGR 224 Spring 2016 Test II Michael R. Gustafson II Name (please print) In keeping with the Community Standard, I have neither provided nor received any

More information

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Examination paper for TFY4185 Measurement Technique/ Måleteknikk Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August

More information

ENGG Fundamentals of Electrical Circuits and Machines Winter 2017 Final Examination

ENGG Fundamentals of Electrical Circuits and Machines Winter 2017 Final Examination Last Name: Lecture Section: First Name: ID#: ENGG 225 - Fundamentals of Electrical Circuits and Machines Winter 2017 Final Examination Tuesday, April 18, 2017 Time: 8:00-11:00 AM Gold Gymnasium (L01, L02)

More information

Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur. Module 3 Lecture 8

Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur. Module 3 Lecture 8 Power System Operations and Control Prof. S.N. Singh Department of Electrical Engineering Indian Institute of Technology, Kanpur Module 3 Lecture 8 Welcome to lecture number 8 of module 3. In the previous

More information

Physics 240 Fall 2005: Exam #3 Solutions. Please print your name: Please list your discussion section number: Please list your discussion instructor:

Physics 240 Fall 2005: Exam #3 Solutions. Please print your name: Please list your discussion section number: Please list your discussion instructor: Physics 4 Fall 5: Exam #3 Solutions Please print your name: Please list your discussion section number: Please list your discussion instructor: Form #1 Instructions 1. Fill in your name above. This will

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

ENGG Fundamentals of Electrical Circuits and Machines Final Examination

ENGG Fundamentals of Electrical Circuits and Machines Final Examination Name: Lecture Section: ID#: ENGG 225 - Fundamentals of Electrical Circuits and Machines Final Examination Monday, April 22, 2013 Time: 12:00-3:00 PM Red and Gold Gymnasium L01 - Anis Haque L02 - Norm Bartley

More information

ENGG Fundamentals of Electrical Circuits and Machines Final Examination

ENGG Fundamentals of Electrical Circuits and Machines Final Examination Name: Lecture Section: ID#: ENGG 225 - Fundamentals of Electrical Circuits and Machines Final Examination Thursday, April 17, 2014 Time: 8:00-11:00 AM Red Gymnasium (L01-L03) Auxiliary Gymnasium (L04)

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999 UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma

More information

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION 4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers 6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points): ENGR43 Test 2 Spring 29 ENGR43 Spring 29 Test 2 Name: SOLUTION Section: 1(MR 8:) 2(TF 2:) 3(MR 6:) (circle one) Question I (2 points): Question II (2 points): Question III (17 points): Question IV (2 points):

More information

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Module No. 07 Differential and Operational Amplifiers Lecture No. 39 Summing, Scaling and Averaging Amplifiers (Refer

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: Biasing and Small Signal Model VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

More information

EE-202 Exam III April 10, 2008

EE-202 Exam III April 10, 2008 EE-202 Exam III April 10, 2008 Name: (Please print clearly) Student ID: CIRCLE YOUR DIVISION Morning 8:30 MWF Afternoon 12:30 MWF INSTRUCTIONS There are 13 multiple choice worth 5 points each and there

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS151/251A V. Stojanovic, J. Wawrzynek Fall 2015 10/13/15 Midterm Exam Name: ID

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5 EECS 16A Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5 This homework is due on Sunday, July 23, 2017, at 23:59. Self-grades are due on Monday, July

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to

More information

ECE2210 Final given: Fall 13

ECE2210 Final given: Fall 13 ECE22 Final given: Fall 3. (23 pts) a) Draw the asymptotic Bode plot (the straight-line approximation) of the transfer function below. Accurately draw it on the graph provided. You must show the steps

More information

Transistor amplifiers: Biasing and Small Signal Model

Transistor amplifiers: Biasing and Small Signal Model Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT

More information

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Midterm Exam (closed book/notes) Tuesday, February 23, 2010 University of California, Berkeley Spring 2010 EE 42/100 Prof. A. Niknejad Midterm Exam (closed book/notes) Tuesday, February 23, 2010 Guidelines: Closed book. You may use a calculator. Do not unstaple

More information

Chapter 10 Instructor Notes

Chapter 10 Instructor Notes G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

More information