Electronics II. Final Examination

Size: px
Start display at page:

Download "Electronics II. Final Examination"

Transcription

1 The University of Toledo f6fs_elct7.fm - Electronics II Final Examination Problems Points Total 40 Was the exam fair? yes no

2 The University of Toledo f6fs_elct7.fm - Problem 5 points Given is the linear two-port circuit model shown in Figure.(a). = 45 kω R s = 80 kω C p = 90 pf C s = 350pF C s R s Z s vi C p v o V i Zp V o (a) (b) Figure. A two-port linear circuit model. (a) Time domain model. (b)phasor domain model. Problem Statement For the given two-port circuit model of Figure.(a), demonstrate an ability to:. determine the phasor domain voltage transfer function A v (s) of the given time domain circuit model,. prepare the factorized form of the transfer function A v (s), 3. determine the pole(s) and zero(s) of the transfer function A v (s), 4. Prepare an asymptotic Bode plot of the magnitude A v (ω) of A v (s). Hint # For full credit: all equations, all answers to questions, all circuit models and other graphical representations are expected to be entered into the space designated for them; all shown numerical results must be preceded by the symbolic and numeric expressions whose evaluation produces the shown results. Problem Solution For full credit, explicit demonstration of understanding the following solution steps is expected.. Prepare the phasor domain circuit model of the time domain model shown in Figure.(a). Show the prepared phasor domain model in the space reserved for Figure.(b). /8/4

3 The University of Toledo f6fs_elct7.fm - 3. Prepare the symbolic expressions of impedaces shown in Figure.(b), and show them in the space reserved for equations (-). Z s = R Z Rs Z s Cs sc s Z Rs + Z = = Cs R s + sc s Z p = + srp C p R s + sr s C s (-).3 For the two-port circuit of Figure., prepare the phasor domain expression of the voltage transfer function A V (s). Show the result of your work in the space reserved for equation(s) (-). By the voltage divider formula, A V (s) = Z p Z p + Z s = + sc p + sc p R s + + scs R s = Rp + R s +R s C s s + R s (C s + C p ) + R s s (-) 3.4 Using the expression for A V (s) obtained in section.3, determine the asymptotic expressions of A V (s) when s 0, and when s and calculate their numerical values in magnitude and decibel scales. Show your work and the obtained asymptotic expressions in the space reserved for equations (-3). a R =A v (s) = = s = R s a R [db] = 0lg (0.05) = db C s a C =A v (s) = = s = C s + C p (-3) a C [db] = 0lg (0.54) = -.5dB -5.3 db /8/4

4 The University of Toledo f6fs_elct7.fm Manipulate the expression for A V (s) prepared in section.3 into the factorized form, and show the obtained factorized form in the space reserved for equations (-4). Show additionally in the same reserved space the symbolic expressions, and calculate the values of the zero and the pole which appear in the factorized form. Show your work in the space reserved for equations (-4). The voltage transfer function A v (s) can be written in factorized form as, s+ Rs C A V (s) = a s R ω z s+ Rs C s C p ω p s - s = a z C s - s p with, s z = - ω z (-4) = - 0 = - R = - 5 s C s 8.7 = krad/s a = - ω C z a = R 0.54 s p = - ω p 0.05 = - 36 krad/s 4.6 Using the prepared values of constants a R, ω z, and ω p, shown in (-3 and -4), prepare the asymptotic Bode Plot of the amplitude characteristic A v (ω) of the two-port circuit model of Figure.. Show the prepared Bode plot in the space reserved for Figure A v (ω)[db] lg ω ω p ω p ω z -40 Figure. Asymptotic Bode Plot of the magnitude A v (ω) of the given two-port circuit model of Figure.. /8/4

5 The University of Toledo f6fs_elct7.fm - 5 Problem 0 points Given is the electric circuit model of a MOSFET differential amplifier shown in Figure 3.(a). +V DD R D =4kΩ +V DD v G + - R D R D V I OD D I D M M I S I S + - V TN =.V R D R D I SS =0mA k n = 50µA/V I D I D V DD =5V M M v G I S I S v G =0 v G = V GS I SS V GS V GS I SS V GS (a) (b) Figure. A MOSFET differential amplifier circuit model. (a) The circuit model with connected signal sources. (b)equivalent DC circuit model. for determining the quiescent operating points of the transistors in the circuit of Figure.(a). Problem Statement For the given amplifier s circuit model of Figure.(a), demonstrate an ability to determine:. operating point of the matched transistors in the circuit of a differential amplifier,. small signal parameters of the transistors, Hint # For full credit: all equations, all answers to questions, all circuit models and other graphical representations are expected to be entered into the space designated for them; all shown numerical results must be preceded by the symbolic and numeric expressions whose evaluation produces the shown results. Problem Solution For full credit, explicit demonstration of understanding the following solution steps is expected.. In the space reserved for Figure.(b), prepare the DC equivalent circuit model for determining the quiescent operating points of the transistors in the circuit of Figure.(a).. Calculate the drain current values of the transistors in the amplifier s circuit model of Figure.(b). Show your calculation in the space reserved for equation (-). I D = -I S = - -I SS = I SS =0 0-3 = A (-) /8/4

6 The University of Toledo f6fs_elct7.fm Calculate the indicated gate to source voltage, V GS, of the transistor(s) in the amplifier s circuit model of Figure.. Show your calculation in the space reserved for equation (-) V GS = V TN + I D (-) = k =. + = 4.V n 00.4 Calculate the common value of the drain to source voltages, V DS and V DS, of the transistors in the amplifier s circuit model of Figure -. Show your calculation in the space reserved for equation (-3). KVL: V DS = - I D R D + V DD + V GS = - I SS = = 9.V R D + V DD + V GS = (-3).5.5 In the space reserved for Figure., show the unilateral low-frequency small-signal circuit model of the MOSFET transistor. G i d D v gs g m v gs r o v ds S.5.6 Using the given values of circuit element parameters and currents, determine the value of the small signal transconductance, g m, of the transistors in the given amplifier circuit. Show your calculation in the space reserved for equation (-4). I D g m = V GS -V = = A/V TN 4.-. (-4) /8/4

7 The University of Toledo f6fs_elct7.fm - 7 Problem 3 5 points Given is a feedback amplifier circuit model of Figure 3.. The design specifications of the amplifier V i Σ V A fw V o V 4 β A F (jω) = V o V i A = fw - Afw β Figure 3. An operational circuit voltage amplifier model. include the following requirements: (a) its DC gain A Fo ought to have the value of A Fo = 5dB, (b) its phase margin should have the value PM=45 o, (c) its reverse amplification module s transfer function β should have a real value, (d) it ought to be built using as the forward-gain amplifier an off-the-shelf integrated circuit amplifier whose voltage amplification transfer function A fw (jω) is given by equation (3-). A fw (jω) = ( A fwo = jω ) jω jω jω 0 4 (+ 0 7 ) (+ ωp ) (+ ωp3 ) (3-) Problem Statement For the given feedback amplifier s circuit model of Figure 3., demonstrate an ability to determine:. the frequency-independent value of the reverse gain amplification β,. the way of compensation of the given forward gain amplifier s transfer function of equation (3-) so that the feedback amplifier s design criteria will be satisfied. Hint # For full credit: all equations, all answers to questions, all circuit models and other graphical representations are expected to be entered into the space designated for them; all shown numerical results must be preceded by the symbolic and numeric expressions whose evaluation produces the shown results. Problem Solution For full credit, explicit demonstration of understanding the following solution steps is expected. 3. In the space reserved for equation(s) (3-), prepare the values of forward-gain amplifier s parameters:. magnitude of the DC amplification A fwo in db,. dominant pole s angular frequency ω p, 3. other poles angular frequencies ω p3. A fwo = A fw (0) = 00 db (3-) ω p = 0 Krad/s ω p3 = 0 Mrad/s /8/4

8 3 8/3/7 3. Prepare the asymptotic Bode plots of the forward-gain amplifier s amplitude and phase characteristics. Show the prepared characteristics in the space reserved for Figure 3.(a) A fw (ω)[db] A F (ω)[db] A fwo = A Fo + T o A fw (ω u )=A F (ω u )=50db lgw K 0K 00K M 0M 00M G K 0K 00K M 0M 00M G lgw θ fw (ω)[ o ] PM=45 o (a) ω u ω lgw K 0K 00K M 0M 00M G K 0K 00K M 0M 00M G lgw A fw - unaltered A fw - altered A fwo =0 db A Fo =5dB GM=0dB θ F (ω)[ o ] ω u PM=45 o ω 80 (b) The University of Toledo Section

9 The University of Toledo f6fs_elct7.fm Calculate the frequency-independent value of the reverse gain amplification β. Show your calculation in the space reserved for equation (3-3). A Fo [db] = 0lg A Fo = 5dB lg A Fo = A Fo = 7.78 β = 7.78 A Fo = =.5 (3-3) 3.4 Determine the degree value of θ T (ω u ), (which is the loop-gain s phase shift θ T at the unity gain frequency ω u ) that will satisfy the phase margin requirement. Show your calculation in the space reserved for equation (3-4). θ T (ω u ) = PM - 80 o = 45 o - 80 o = - 35 o (3-4) 3.5 Determine the degree value of θ F (ω u ), (which is the feedback amplifier s phase shift θ F at the unity gain frequency ω u that will satisfy the phase margin requirement. Show your calculation in the space reserved for equation (3-5). Since the reverse amplification module s transfer function β, has constatant real value, all three phase characteristics: θ fw (ω u ), θ F (ω u ) and θ T (ω u ) are identical. θ F (ω u ) = θ T (ω u ) = - 35 o (3-5) 3.6 In the Bode plot of the phase characteristic in Figure 3.(a), show the way to graphically determine the unity loop-gain frequency ω u. Show the determined value of ω u in the space reserved for equation (3-6) ω u = 4.5 Mrad/s (3-6) 3.7 Using the determined value of ω u, and the asymptotic Body plot of amplitude characteristic A fw (ω)[db], determine graphically the db values of A fw (ω u ) and A F (ω u ). Show in Figure 3.(a) the details of the applied graphical process, and show the determined values in the space reserved for equation (3-7). A fw (ω u ) = 50 db A F (ω u ) = 50 db (3-7) /8/4

10 The University of Toledo f6fs_elct7.fm Compare the obtained value of A F (ω u )=A F (0)=A Fo with the value specified for A Fo by requirement (a), and mark, for full credit, your answers yes, no, or not applicable for all given choices. yes no not applicable x A F (ω u ) > required A Fo x A F (ω u ) = required A Fo x A F (ω u ) < required A Fo When in part 3.8 a determination has been made that A F (ω u )>A Fo, apply the compensation method that modifies the DC gain value of the forward-gain amplifier, so that the difference between A F (ω u ) and A Fo is compensated, while the required phase margin is maintained. Show the details of the applied graphical construction method in the space reserved for Figure 3.(b),. Hint # Fore clarity in Figure 3.(b): - use dashed-lines in blue-pencil to draw the amplitude and phase characteristics of the forward-gain amplifier before the modification has been applied to its transfer function; - use a red-pencil to draw the amplitude and phase characteristics of the feedback amplifier after the modification has been applied to its transfer function. 3.0 After the application of graphical construction method has been completed, determine from Figure 3.(b) the value of the reduction to be applied to the forward-gain amplifier s DC gain. Show the determined modification s value in the space reserved for equations (3-8). Reduction of the forward-gain amplifier s DC gain: A fwo = 0 db (3-8) /8/4

Electronics II. Final Examination

Electronics II. Final Examination f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm

More information

Electronics II. Midterm II

Electronics II. Midterm II The University of Toledo f4ms_elct7.fm - Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm - Problem 7 points Given in

More information

Electronics II. Midterm II

Electronics II. Midterm II The University of Toledo su7ms_elct7.fm - Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo su7ms_elct7.fm - Problem 7 points Equation (-)

More information

Electronics II. Midterm #1

Electronics II. Midterm #1 The University of Toledo EECS:3400 Electronics I su3ms_elct7.fm Section Electronics II Midterm # Problems Points. 5. 6 3. 9 Total 0 Was the exam fair? yes no The University of Toledo su3ms_elct7.fm Problem

More information

Electronics II. Midterm #2

Electronics II. Midterm #2 The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm - StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

More information

Electronics II. Midterm #2

Electronics II. Midterm #2 The University of Toledo EECS:3400 Electronics I su4ms_elct7.fm Section Electronics II Midterm # Problems Points. 8. 7 3. 5 Total 0 Was the exam fair? yes no The University of Toledo su4ms_elct7.fm Problem

More information

Electric Circuits I Final Examination

Electric Circuits I Final Examination EECS:300 Electric Circuits I ffs_elci.fm - Electric Circuits I Final Examination Problems Points. 4. 3. Total 38 Was the exam fair? yes no //3 EECS:300 Electric Circuits I ffs_elci.fm - Problem 4 points

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Electric Circuits I FINAL EXAMINATION

Electric Circuits I FINAL EXAMINATION EECS:300, Electric Circuits I s6fs_elci7.fm - Electric Circuits I FINAL EXAMINATION Problems Points.. 3. 0 Total 34 Was the exam fair? yes no 5//6 EECS:300, Electric Circuits I s6fs_elci7.fm - Problem

More information

Electric Circuits I Final Examination

Electric Circuits I Final Examination The University of Toledo s8fs_elci7.fm - EECS:300 Electric Circuits I Electric Circuits I Final Examination Problems Points.. 3. Total 34 Was the exam fair? yes no The University of Toledo s8fs_elci7.fm

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Electric Circuits I. Midterm #1

Electric Circuits I. Midterm #1 The University of Toledo Section number s5ms_elci7.fm - Electric Circuits I Midterm # Problems Points. 3 2. 7 3. 5 Total 5 Was the exam fair? yes no The University of Toledo Section number s5ms_elci7.fm

More information

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 = ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

Digital Logic Design. Midterm #2

Digital Logic Design. Midterm #2 EECS: igital Logic esign r. nthony. Johnson s7m2s_dild7.fm - igital Logic esign Midterm #2 Problems Points. 5 2. 4 3. 6 Total 5 Was the exam fair? yes no EECS: igital Logic esign r. nthony. Johnson s7m2s_dild7.fm

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

MAS107 Control Theory Exam Solutions 2008

MAS107 Control Theory Exam Solutions 2008 MAS07 CONTROL THEORY. HOVLAND: EXAM SOLUTION 2008 MAS07 Control Theory Exam Solutions 2008 Geir Hovland, Mechatronics Group, Grimstad, Norway June 30, 2008 C. Repeat question B, but plot the phase curve

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION

CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION Objectives Students should be able to: Draw the bode plots for first order and second order system. Determine the stability through the bode plots.

More information

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there. ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

Electric Circuits I. Midterm #1 Examination

Electric Circuits I. Midterm #1 Examination EECS:2300, Electric Circuits I s8ms_elci7.fm - Electric Circuits I Midterm # Examination Problems Points. 4 2. 6 3. 5 Total 5 Was the exam fair? yes no EECS:2300, Electric Circuits I s8ms_elci7.fm - 2

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

More information

FREQUENCY RESPONSE ANALYSIS Closed Loop Frequency Response

FREQUENCY RESPONSE ANALYSIS Closed Loop Frequency Response Closed Loop Frequency Response The Bode plot is generally constructed for an open loop transfer function of a system. In order to draw the Bode plot for a closed loop system, the transfer function has

More information

MICROELECTRONIC CIRCUIT DESIGN Second Edition

MICROELECTRONIC CIRCUIT DESIGN Second Edition MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Homework 7 - Solutions

Homework 7 - Solutions Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Introduction Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ohm s Law i R i R v 1 v v 2 v v 1 v 2 v = v 1 v 2 v = v 1 v 2 v = ir

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Chapter7. FET Biasing

Chapter7. FET Biasing Chapter7. J configurations Fixed biasing Self biasing & Common Gate Voltage divider MOS configurations Depletion-type Enhancement-type JFET: Fixed Biasing Example 7.1: As shown in the figure, it is the

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00

More information

Lecture 17 Date:

Lecture 17 Date: Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A

More information

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications: 1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1 Lecture 9 Multiple Stage Frequency esponse I (/7/2) Page 9 LECTUE 9 MULTIPLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 56527) Objective The objective of this presentation is:.) Develop methods for the frequency

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012 Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and Computer Sciences University of California, Berkeley Final Exam: Friday, August 0, 202 Last Name:

More information

Chapter 8: Converter Transfer Functions

Chapter 8: Converter Transfer Functions Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

(a) Find the transfer function of the amplifier. Ans.: G(s) =

(a) Find the transfer function of the amplifier. Ans.: G(s) = 126 INTRDUCTIN T CNTR ENGINEERING 10( s 1) (a) Find the transfer function of the amplifier. Ans.: (. 02s 1)(. 001s 1) (b) Find the expected percent overshoot for a step input for the closed-loop system

More information

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy EE-Conventional Paper-I IES-01 www.gateforum.com Conventional Paper-I-01 Part A 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy impedance for a lossy dielectric

More information

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open

More information

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution . (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority

More information

Stability & Compensation

Stability & Compensation Advanced Analog Building Blocks Stability & Compensation Wei SHEN (KIP) 1 Bode Plot real zeros zeros with complex conjugates real poles poles with complex conjugates http://lpsa.swarthmore.edu/bode/bode.html

More information

Electronics I. Midterm 2

Electronics I. Midterm 2 The University of Toledo Section s5m2s_elct7.fm - S:3400 lectronics I r. nthony. Johnson lectronics I Midterm 2 Problems Points. 4 2. 5 3. 6 Total 5 Was the exam fair? yes no The University of Toledo s5m2s_elct7.fm

More information

ECE 486 Control Systems

ECE 486 Control Systems ECE 486 Control Systems Spring 208 Midterm #2 Information Issued: April 5, 208 Updated: April 8, 208 ˆ This document is an info sheet about the second exam of ECE 486, Spring 208. ˆ Please read the following

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

ECE 6412, Spring Final Exam Page 1

ECE 6412, Spring Final Exam Page 1 ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.

More information

Exercises for lectures 13 Design using frequency methods

Exercises for lectures 13 Design using frequency methods Exercises for lectures 13 Design using frequency methods Michael Šebek Automatic control 2016 31-3-17 Setting of the closed loop bandwidth At the transition frequency in the open loop is (from definition)

More information

Chapter 9: Controller design

Chapter 9: Controller design Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback

More information

ECE Circuit Theory. Final Examination. December 5, 2008

ECE Circuit Theory. Final Examination. December 5, 2008 ECE 212 H1F Pg 1 of 12 ECE 212 - Circuit Theory Final Examination December 5, 2008 1. Policy: closed book, calculators allowed. Show all work. 2. Work in the provided space. 3. The exam has 3 problems

More information

Transient response via gain adjustment. Consider a unity feedback system, where G(s) = 2. The closed loop transfer function is. s 2 + 2ζωs + ω 2 n

Transient response via gain adjustment. Consider a unity feedback system, where G(s) = 2. The closed loop transfer function is. s 2 + 2ζωs + ω 2 n Design via frequency response Transient response via gain adjustment Consider a unity feedback system, where G(s) = ωn 2. The closed loop transfer function is s(s+2ζω n ) T(s) = ω 2 n s 2 + 2ζωs + ω 2

More information

ECE 255, Frequency Response

ECE 255, Frequency Response ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.

More information

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E. Lecture 070 Stage Frequency esponse I (/0/0) Page 070 LECTUE 070 SINGLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 488504) Objective The objective of this presentation is:.) Illustrate the frequency analysis

More information

Frequency response. Pavel Máša - XE31EO2. XE31EO2 Lecture11. Pavel Máša - XE31EO2 - Frequency response

Frequency response. Pavel Máša - XE31EO2. XE31EO2 Lecture11. Pavel Máša - XE31EO2 - Frequency response Frequency response XE3EO2 Lecture Pavel Máša - Frequency response INTRODUCTION Frequency response describe frequency dependence of output to input voltage magnitude ratio and its phase shift as a function

More information

Compensation 8. f4 that separate these regions of stability and instability. The characteristic S 0 L U T I 0 N S

Compensation 8. f4 that separate these regions of stability and instability. The characteristic S 0 L U T I 0 N S S 0 L U T I 0 N S Compensation 8 Note: All references to Figures and Equations whose numbers are not preceded by an "S"refer to the textbook. As suggested in Lecture 8, to perform a Nyquist analysis, we

More information

R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1

R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1 Code No: R06 R0 SET - II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Chapter 6 Frequency response of circuits. Stability

Chapter 6 Frequency response of circuits. Stability Chapter 6 Frequency response of circuits. Stability 6.. The frequency response of elementary functions 6... The frequency bandwidth 6... The frequency bandwidth /A/(dB ) A 0 3dB min max 6... The frequency

More information

EECS C128/ ME C134 Final Thu. May 14, pm. Closed book. One page, 2 sides of formula sheets. No calculators.

EECS C128/ ME C134 Final Thu. May 14, pm. Closed book. One page, 2 sides of formula sheets. No calculators. Name: SID: EECS C28/ ME C34 Final Thu. May 4, 25 5-8 pm Closed book. One page, 2 sides of formula sheets. No calculators. There are 8 problems worth points total. Problem Points Score 4 2 4 3 6 4 8 5 3

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

ECE2210 Final given: Fall 13

ECE2210 Final given: Fall 13 ECE22 Final given: Fall 3. (23 pts) a) Draw the asymptotic Bode plot (the straight-line approximation) of the transfer function below. Accurately draw it on the graph provided. You must show the steps

More information

Frequency methods for the analysis of feedback systems. Lecture 6. Loop analysis of feedback systems. Nyquist approach to study stability

Frequency methods for the analysis of feedback systems. Lecture 6. Loop analysis of feedback systems. Nyquist approach to study stability Lecture 6. Loop analysis of feedback systems 1. Motivation 2. Graphical representation of frequency response: Bode and Nyquist curves 3. Nyquist stability theorem 4. Stability margins Frequency methods

More information

Frequency Response Analysis

Frequency Response Analysis Frequency Response Analysis Consider let the input be in the form Assume that the system is stable and the steady state response of the system to a sinusoidal inputdoes not depend on the initial conditions

More information

Stability of Operational amplifiers

Stability of Operational amplifiers Stability o Operational ampliiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 05 Table o contents Use o operational ampliiers Stability o 2-stage opamp

More information

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Midterm Exam (closed book/notes) Tuesday, February 23, 2010 University of California, Berkeley Spring 2010 EE 42/100 Prof. A. Niknejad Midterm Exam (closed book/notes) Tuesday, February 23, 2010 Guidelines: Closed book. You may use a calculator. Do not unstaple

More information