The Pinned Photodiode
|
|
- Eustace Foster
- 5 years ago
- Views:
Transcription
1 1 FEE (Front End Electronics) 2016 June 2, 2016 The Pinned Photodiode Nobukazu Teranishi University of Hyogo Shizuoka University RIKEN
2 Image Sensor (IS) Market 2 - IS sales amount has grown mainly by camera phone in this 10 years. Camcorder But, it became diminished in Q4, PMPTV - IS spreads into various applications, DSLR Others includes scientific, Compact DSC Game industrial, Automotive Bpcs Security 4 PC/WEB Cam Sales amount CMOS image sensor CCD image sensor Tablet Camera phone Medical Broadcast Others Year Application (2014) (Source: TSR)
3 Pixel Shrinkage Trend 3 Minimum Pixel Area (um 2 ) Shrinkage speed becomes slower recently. In 2015, 1 um pixel began to be mass produced Microlens Inner Microlens Shifted Microlens Lightpipe Pinned PD (PPD) 50% shrinkage in 3.5 years Mass Production Year CCD CMOS BSI 10 Stack DTI 15
4 Contents 4 1. Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
5 Contents 5 1. Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
6 PPD Structure and Advantages 6 Pinning PPD TG FD Layer x x x xx P + P+ N N P + P-Well 0V Potential Signal N-Substrate x: GR center OFF ON 1. The P + pinning layer prevents the interface from being depleted, and stabilizes the PD electrically. Low dark current Large saturation High sensitivity Electronic shutter 2. Complete charge transfer No image lag No transfer noise
7 Contents 7 1. Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
8 Potential Cause of Image Lag in Conventional PN PDs (1) TG PD FD P + N+ N + P + Subthreshold current P V PD ψ TG 0V log I The driving force is ψ TG V PD, or V GS. V (ψ TG : TG channel potential) Step 1. At first, TG operates in the saturation region. Step 2. A few ns later, it enters the subthreshold region. GS (m = 1 + C D / C G ) (~ VPD ) TG V T 8 The subthreshold region causes image lag and transfer noise.
9 Causes of Image Lag in Conventional PN PDs (2) 9 Time evolution of V PD is governed by the equation of continuity; is derived as C PD : PD capacitance m: 1+C D /C G I 0 : constant The n th frame lag, n lag (n), is obtained with = when >>1 and n>>1 (n sig : signal electron number)
10 10 Image Lag in Conventional PN PDs (3) Saturation 1st Frame 2nd Frame Long tail image lag 3rd Frame Frame Number The subthreshold model matches the measurements! (N. Teranishi et al., IEDM, 1982)
11 Potential Causes of Image Lag in PPDs (1) TG PPD x P + x x FD P+ N + P + N P - - (A) Small electric field C Barrier - - On On (B) Barrier at the PD edge 0V Off On (C) Pocket at the TG edge - Off - On (D) Pump back when the signal is large - - (E) Traps at the TG interface On the next slide. 11
12 Causes of Image Lag in PPDs (2) 12 (E) Traps at the TG interface If the electron transfer path touches the interface, some electrons are captured by traps. - Some of them are detrapped in the following frames, causing lag. - Some of them are annihilated, causing non-linearity. TG PPD x P + x x FD P+ N P + N P x : Traps at the TG interface Output electrons Ideal case With traps Signal electrons at PPD - The signal electron annihilation exhibits this kind of non-linearity. - A buried transfer path is needed to suppress these phenomena.
13 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
14 Transfer Noise in Conventional PN PDs (1) 14 (1) Average Noise The equation of continuity is : Noise, δ (3) The procedure to calculate the transfer noise is Step 1: Obtain V PDa (t). Step 2: Obtain V n (t). Step 3: Obtain the variance, <V n2 >. + (2) C PD : PD capacitance m: 1+C D /C G I 0 : constant
15 Transfer Noise in Conventional PN PDs (2) 15 Transfer noise, <V n2 >, is obtained as (4) Not an exponential decay, and the convergence is slow.
16 Transfer Noise in Conventional PN PDs (3) 16 When (5) Caution: - This convergence is very slow, and the initial noise decay is also slow. - If the TG ON period is 1 μs, we should not use this limit. We should use (4) and calculate the value at t = 1 μs, considering the initial condition.
17 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
18 Dark Current Reduction Mechanism by SRH (1) 18 Schockley-Read-Hall Process pn n U v N i th t E n p 2ni cosh Assuming 1. If depleted, n, p n i U v th U v N t th 2n N t i n p 2 ni E cosh 2 t 2 E kt 2. If not depleted, p n i n, U N pn n p 2 i v th i N t t E kt When E t = E i where U is maximum, then, n i (2) v th t n 2 i p i (3) (1) PPDs configure this non-depleted situation! U: Recombination Rate (Sze: Semiconductor Devices, Chap. 1 Eq.(59)) Large dark current! Small dark current!
19 Dark Current Reduction Mechanism by SRH (2) 19 (1) Estimate the interface dark current reduction ratio, assuming that: - Hole density (p) at the P + pinning layer: cm -3 - Intrinsic carrier density, n i : cm -3 U U Not depleted Depleted v v th th N N t t n n i 2 i 2 p p 2n i ~ 10 7 (2) Dark current comparison by image sensors. Non-PPD (1982) PPD (2012) Unit Scheme CCD FSI CMOS Pixel size 23 x x 1.12 μm Dark current 1, e - /s/μm 2 at %
20 Example of Dark Current Reduction (1) 20 If the dark current is reduced, the dark current FPN and dark current shot noise will also be reduced. Conventional PD PPD The dark current FPN is suppressed, therefore, picture quality is much improved.
21 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
22 A Question About the Dark Current Reduction Mechanism 22 The N-type PD is depleted. Incident Light TG P + N N PD FD Even if the P+ pinning layer neutralizes the interface states, the N-type PD is still depleted nearby the P+ pinning layer. The assumption of spatial uniformity, which is implicitly used in SRH, is not realistic! To understand the effects and limitations of PPDs, a new, correct model is needed. 4Tr CMOS Sensor Cross Section
23 A New Model Including Non-Spatial-Uniformity 23 Modified Diffusion Current Model: 1-Dim (Along ) Put the GR centers at x= - x GR in the neutralized region. Assume still stationarity, but no more spatial uniformity. No electric field in the neutralized region. Low injection. Use the same notation of Sze s Semiconductor Devices. P + N PD TG N FD P + -Pinning layer Neutralized Depleted Neutralized GR Centers -x GR -x p N-PD x n x V New Model
24 New Diffusion Current Model with GR Center 24 Introduce the GR centers effect into the diffusion equation: 2 n p n p n p0 D ( ( ) 0 (3) n GD 0 ) 2 n n p n p x xgr x n At x = - x GR, the GR centers force n p toward n p0, the equilibrium. G: Intensity of the GR Centers. Unit is 1/cm. GL n is a dimensionless parameter for the GR centers intensity. L : Diffusion Length n D n Boundary Conditions: Same as in the diffusion current model without GR centers n at x p n p0 n p n p0 e qv n kt p (4) at x x (5)
25 Derived Solution 25 Diffusion Current (Dark Current) with GR Centers J ( GR) n ( x ) J ( x ) EDCF p where qd (0) nn p0 qv kt J n ( x p ) ( e 1) Ln Diffusion Current (Dark Current) without GR Centers GLn 1 EDCF ( xgr x p ) Ln GL 1 GL e L n D n n (0) n n EDCF: Extra Dark Current Factor n : Diffusion Length p GL n : Dimensionless Parameter for the GR Centers Strength (6) (7) (8)
26 Characteristics of the New Diffusion Current Model 26 When (x GR x p )/L n = 0, GR centers become not neutral; EDCF = GL n + 1 EDCF When GL n, then, EDCF 1 e No divergence; instead, saturation. Temperature dependence: ( GR) x GR -x p L n = 0 J n J ( x (0) n 1 GR x e E p g ) L kt n GR Centers Intensity, GL n When GL n 0, J n (GR) J n (0) Reasonable When (x GR x p )/L n, EDCF 1. The GR centers effect becomes negligible.
27 Characteristics of New Diffusion Current Model (2) 27 When (x GR x p )/L n 0, EDCF increases, because the GR centers position approaches the depletion region. EDCF GL n = GR Centers position, (x GR x p )/L n When GL n 0, J n (GR) J n (0) Reasonable. When (x GR x p )/L n, EDCF 1. The GR centers effect becomes negligible.
28 Is the P + Pinning Layer Thickness Sufficient? 28 How large is the diffusion length, L n, in the P + pinning layer? The surface dead zone depth, L 1, might be a good alternative for L n. L 1 is derived from the spectral response, to be ~0.08 μm. P + pinning layer thickness μm The GR centers at the silicon surface possibly contribute to the dark current! We should reduce the GR centers. (SONY ICX658ALA data sheet Pixel size: 6.35 x 7.4 um) Surface dead zone Sensitive zone (Depleted zone) Incident light xx L 1 L 2 Depth Deep dead zone (PD thickness is limited by P + substrate, or VOD barrier) x: GR center x Light intensity
29 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
30 Macroscopically Flattening 30 Itonaga et al. (Sony), IEEE IEDM, 2011 No isolation grooves/ridges and no substrate etching as in STI Less process damage, less stress and no STI side surface. STI Structure of FLAT, comparing with STI Dark Current
31 Atomically Flattening 31 Kuroda et al. (Tohoku Univ.); Highly Ultraviolet Light Sensitive and High Reliable Photodiode with Atomically Flat Si Surface Atomically Flat (100). Atomic step is 0.135nm. N + PN PD - Low Dark Current, High QE for UV at PD. - Low 1/f noise at MOS Tr. Atomically flat surfaces reduce GR centers/traps. Typical (100) after RCA Cleaning. AFM Images
32 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Conclusion
33 Vertical Overflow Drain (VOD) Shutter 33 For Anti-blooming and electronic shutter The VOD is used in CCD image sensors TG is used as LOD (lateral overflow drain) in CMOS image sensors. 1/60 s 1/125 s 1/250 s Blooming 1/500 s 1/1000 s 1/2000 s Electronic Shutter (Object is rotating at 720 rpm.)
34 VOD Structure and Mechanism 34 Pinning Layer PPD TG VCCD P + P+ e - N N-PD P + P-Well(Barrier) e - P + Pinning Layer N-PD C 1 P-Well (Barrier) N-Substrate V Well Excess electrons N-Substrate V PD All electrons Low Voltage Pixel cross section High Voltage Potential profile along the blue line
35 High Speed Shutter (1) 35 Definitions High speed shutter: Short exposure time / sharp shutter High speed camera: High frame rate Motivations of high speed shutter High speed motion capture, ToF, fluorescence life time imaging. Replace the streak tube and gated image intensifier. Shutter speed is limited by: (1) Photo-generated carrier collection time into the PD storage region. (2) Driving pulse delivery time, C R. (3) Carrier transferring time from the PD storage to analogue memory in the pixel. The VOD shutter mechanism with PPD has a merit on item (2).
36 High Speed Shutter (2) --- Load Capacitance VOD shutter Substrate capacitance K C Si0 Sub d S where, K Si : Si dielectric constant ε 0 : Permittivity in vacuum S: Area, d: distance (depletion thickness) For example, 1/3 inch S = 28 mm 2 d = 7.5 μm C sub = 400 pf LOD shutter Gate capacitance, C gate, + parasitic capacitance of wires, C wire K WL C N SiO2 0 Gate pixel t where, N pixel : Pixel number Ksio 2 : SiO 2 dielectric constant W: Channel width, L: Channel length, t: Gate SiO 2 thickness For example, N pixel = 1.3 M, W = L = 0.4 μm, t = 6 nm C Gate = 1,200 pf C Wire =? The load capacitance of the VOD shutter is smaller than that of the LOD shutter.
37 High Speed Shutter (3) --- Parasitic Resistance 37 Two methods for driving pulse delivery: (a) From the periphery (b) From the backside N-substrate A small parasitic resistance and small variations of the parasitic resistance are achieved with (b) backside feeding. A skew smaller than the measurement accuracy limit (0.2 ns). (E. Tadmor et al., 2014 IEEE Sensors)
38 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Visible Light Photon Counting Image Sensors 8. Conclusion
39 Visible Light Photon Counting Image Sensor 39 SPAD (Single photon avalanche diode) 4-Tr CMOS + High conversion gain + CMS (Correlated multiple sampling) n=1 n=2 n=3 n=0 n=4 128 samplings (N. Dutton et al., VLSI Symposium 2014) n=5 n=6 n=7 QVGA (320x240 pixel) SPAD, 20 fps, (MW. Seo, S. Kawahito et al., IEEE EDL 2015) at room temperature, at night In 2015, several organization reported High avalanche gain makes following low noise < 0.3 e- rms. circuit noise negligible. ref. DEPFET (Max Plank) uses CMS. Large dark count. Small fill factor
40 Contents Introduction 2. Pinned Photodiode (PPD) Structure and Effects 3. Image Lag 4. Transfer Noise 5-1. Dark Current Reduction 5-2. New Diffusion Current Model Including Non-Uniformity 5-3. Recent Approaches for Dark Current Reduction 6. Vertical Overflow Drain (VOD) Shutter with PPD 7. Conclusion
41 Conclusion The PPD is a primary technology for CCD and CMOS image sensors. It exhibits low noise, low dark current, no image lag, large saturation, high sensitivity, and allows electronic shutter operation. 2. Conventional non-ppds have long tail lag and transfer noise. 3. A new diffusion dark current model considering the GR centers is proposed. If the P+ pinning layer is thin compared with diffusion length, they contribute to the dark current. GR Eg kt The temperature dependence is J ( ) e. 4. Both macroscopiccally and atomically flatness of the silicon surface reduce the dark current. n 5. VOD shutters with PPDs are capable of high speed shutter operation.
Dark Current Limiting Mechanisms in CMOS Image Sensors
Dark Current Limiting Mechanisms in CMOS Image Sensors Dan McGrath BAE Systems Information and Electronic Systems Integration Inc., Lexington, MA 02421, USA,
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationSingle Photon detectors
Single Photon detectors Outline Motivation for single photon detection Semiconductor; general knowledge and important background Photon detectors: internal and external photoeffect Properties of semiconductor
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationLecture Notes 2 Charge-Coupled Devices (CCDs) Part I. Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis
Lecture Notes 2 Charge-Coupled Devices (CCDs) Part I Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis Charge Well Capacity Buried channel CCD Transfer Efficiency Readout Speed
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationPHOTODETECTORS AND SILICON PHOTO MULTIPLIER
ESE seminar Photodetectors - Sipm, P. Jarron - F. Powolny 1 PHOTODETECTORS AND SILICON PHOTO MULTIPLIER ESE seminar Pierre Jarron, Francois Powolny OUTLINE 2 Brief history and overview of photodetectors
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationEstimation and Modeling of the Full Well Capacity in Pinned Photodiode CMOS Image Sensors
Estimation and Modeling of the Full Well Capacity in Pinned Photodiode CMOS Image Sensors Alice Pelamatti, Vincent Goiffon, Magali Estribeau, Paola Cervantes, Pierre Magnan To cite this version: Alice
More informationCMOS Devices and CMOS Hybrid Devices. Array Detector Data Reduction and Problems
Lecture 12: Image Detectors Outline 1 Overview 2 Photoconductive Detection 3 Charge Coupled Devices 4 CMOS Devices and CMOS Hybrid Devices 5 Array Detector Data Reduction and Problems Overview Photon Detection
More information1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationAuxiliaire d enseignement Nicolas Ayotte
2012-02-15 GEL 4203 / GEL 7041 OPTOÉLECTRONIQUE Auxiliaire d enseignement Nicolas Ayotte GEL 4203 / GEL 7041 Optoélectronique VI PN JUNCTION The density of charge sign Fixed charge density remaining 2
More informationOPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626
OPTI510R: Photonics Khanh Kieu College of Optical Sciences, University of Arizona kkieu@optics.arizona.edu Meinel building R.626 Announcements Homework #6 is assigned, due May 1 st Final exam May 8, 10:30-12:30pm
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationn N D n p = n i p N A
Summary of electron and hole concentration in semiconductors Intrinsic semiconductor: E G n kt i = pi = N e 2 0 Donor-doped semiconductor: n N D where N D is the concentration of donor impurity Acceptor-doped
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationECE321 Electronics I
ECE321 Electronics I Lecture 4: Physics of Semiconductor iodes Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationLecture 11: Direct Imaging 1. Overview. Photoconductive Detection. Charge Coupled Devices. Outline
Lecture 11: Direct Imaging 1 Outline 1 Overview 2 Photoconductive Detection 3 Charge Coupled Devices Christoph U. Keller, Utrecht University, C.U.Keller@uu.nl Observational Astrophysics 2, Lecture 11:
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationSemiconductor Junctions
8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationPhotodiodes and other semiconductor devices
Photodiodes and other semiconductor devices Chem 243 Winter 2017 What is a semiconductor? no e - Empty e levels Conduction Band a few e - Empty e levels Filled e levels Filled e levels lots of e - Empty
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationScaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters
1 Scaling of MOS Circuits CONTENTS 1. What is scaling?. Why scaling? 3. Figure(s) of Merit (FoM) for scaling 4. International Technology Roadmap for Semiconductors (ITRS) 5. Scaling models 6. Scaling factors
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationLect. 10: Photodetectors
Photodetection: Absorption => Current Generation h Currents Materials for photodetection: E g < h Various methods for generating currents with photo-generated carriers: photoconductors, photodiodes, avalanche
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationEE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 23, 2014 Lecture 07
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Tuesday, September 23, 2014 Lecture 07 1 Introduction to Solar Cells Topics to be covered: Solar cells and sun light Review on semiconductor
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Fabrication of semiconductor sensor
More informationMaintenance/ Discontinued
CC Area Image Sensor MWAE mm (type-/) Wide CC Area Image Sensor Overview The MWAE is a mm (type-/) interline transfer CC (IT-CC) solid state image sensor device. This device uses photodiodes in the optoelectric
More informationEE 5344 Introduction to MEMS CHAPTER 5 Radiation Sensors
EE 5344 Introduction to MEMS CHAPTER 5 Radiation Sensors 5. Radiation Microsensors Radiation µ-sensors convert incident radiant signals into standard electrical out put signals. Radiant Signals Classification
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationHigh Power Diode Lasers
Lecture 10/1 High Power Diode Lasers Low Power Lasers (below tenth of mw) - Laser as a telecom transmitter; - Laser as a spectroscopic sensor; - Laser as a medical diagnostic tool; - Laser as a write-read
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationThis is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures.
Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 15 Excess Carriers This is the 15th lecture of this course
More informationSchottky Diodes (M-S Contacts)
Schottky Diodes (M-S Contacts) Three MITs of the Day Band diagrams for ohmic and rectifying Schottky contacts Similarity to and difference from bipolar junctions on electrostatic and IV characteristics.
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More information42 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 1, JANUARY 2016
42 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 1, JANUARY 2016 A Potential-Based Characterization of the Transfer Gate in CMOS Image Sensors Yang Xu, Member, IEEE, Xiaoliang Ge, and Albert J. P.
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationMetal Semiconductor Contacts
Metal Semiconductor Contacts The investigation of rectification in metal-semiconductor contacts was first described by Braun [33-35], who discovered in 1874 the asymmetric nature of electrical conduction
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationEnergetic particles and their detection in situ (particle detectors) Part II. George Gloeckler
Energetic particles and their detection in situ (particle detectors) Part II George Gloeckler University of Michigan, Ann Arbor, MI University of Maryland, College Park, MD Simple particle detectors Gas-filled
More informationPhotonic Communications Engineering Lecture. Dr. Demetris Geddis Department of Engineering Norfolk State University
Photonic Communications Engineering Lecture Dr. Demetris Geddis Department of Engineering Norfolk State University Light Detectors How does this detector work? Image from visionweb.com Responds to range
More informationSemiconductor Detectors
Semiconductor Detectors Summary of Last Lecture Band structure in Solids: Conduction band Conduction band thermal conductivity: E g > 5 ev Valence band Insulator Charge carrier in conductor: e - Charge
More informationSemiconductor Detectors are Ionization Chambers. Detection volume with electric field Energy deposited positive and negative charge pairs
1 V. Semiconductor Detectors V.1. Principles Semiconductor Detectors are Ionization Chambers Detection volume with electric field Energy deposited positive and negative charge pairs Charges move in field
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationLecture 7 MOS Capacitor
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 7 MOS Capacitor Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030
More informationEfficient electron transport on helium with silicon integrated circuits
Efficient electron transport on helium with silicon integrated circuits - - + - - Forrest Bradbury 1 and Maika Takita 1, Kevin Eng 2, Tom M Gurrieri 2, Kathy J Wilkel 2, Stephen A Lyon 1 1 Princeton University
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationMisan University College of Engineering Electrical Engineering Department. Exam: Final semester Date: 17/6/2017
Misan University College of Engineering Electrical Engineering Department Subject: Electronic I Class: 1 st stage Exam: Final semester Date: 17/6/2017 Examiner: Dr. Baqer. O. TH. Time: 3 hr. Note: Answer
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationLecture 8. Detectors for Ionizing Particles
Lecture 8 Detectors for Ionizing Particles Content Introduction Overview of detector systems Sources of radiation Radioactive decay Cosmic Radiation Accelerators Interaction of Radiation with Matter General
More informationSILICON AVALANCHE PHOTODIODES ARRAY FOR PARTICLE DETECTOR: MODELLING AND FABRICATION
SILICON AVALANCHE PHOTODIODES ARRAY FOR PARTICLE DETECTOR: ODELLING AND FABRICATION Alexandre Khodin, Dmitry Shvarkov, Valery Zalesski Institute of Electronics, National Academy of Sciences of Belarus
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationPhotosynthesis & Solar Power Harvesting
Lecture 23 Semiconductor Detectors - Photodetectors Principle of the pn junction photodiode Absorption coefficient and photodiode materials Properties of semiconductor detectors The pin photodiodes Avalanche
More informationCHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki
CHAPTER 4: P-N P N JUNCTION Part 2 Part 2 Charge Storage & Transient Behavior Junction Breakdown Heterojunction CHARGE STORAGE & TRANSIENT BEHAVIOR Once injected across the junction, the minority carriers
More informationNew solid state photomultiplier. Dmitry Shushakov and Vitaly Shubin
New solid state photomultiplier Dmitry Shushakov and Vitaly Shubin P. N. Lebedev Physical Institute, Department of Solid State Physics, Moscow, Russia. ABSTRACT The physical principles of a new high-sensitive
More informationLecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.
More informationLecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal
More informationWeek 3, Lectures 6-8, Jan 29 Feb 2, 2001
Week 3, Lectures 6-8, Jan 29 Feb 2, 2001 EECS 105 Microelectronics Devices and Circuits, Spring 2001 Andrew R. Neureuther Topics: M: Charge density, electric field, and potential; W: Capacitance of pn
More informationLEC E T C U T R U E R E 17 -Photodetectors
LECTURE 17 -Photodetectors Topics to be covered Photodetectors PIN photodiode Avalanche Photodiode Photodetectors Principle of the p-n junction Photodiode A generic photodiode. Photodetectors Principle
More informationJUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION
JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti
More information