ECEN474: (Analog) VLSI Circuit Design Fall 2012

Size: px
Start display at page:

Download "ECEN474: (Analog) VLSI Circuit Design Fall 2012"

Transcription

1 EEN474: (Aalo) VS ircuit Desi Fall 0 ecture 3: Three urret Mirror OTA Sa Palero Aalo & Mixed-Sial eter Texas A&M Uiersity

2 Aouceets & Aeda H4 due edesday 0/3 Exa Friday / Siple OTA Reiew Three urret Mirror OTA Paraeters Three urret Mirror OTA w/ ascode Output

3 Operatioal Trascoductace Aplifier R bias V DD M 5 M 6 V i+ M M V i- M 3 M 4 V SS tail Output Noise urret put Noise Voltae i i V o o kt kt Trascoductace Output oductace ( + ) + D Gai 6 6 A GB G R G G Doiat Pole Slew Rate ω o o + p No - Doiat Pole ω p SR + o6 KP o tail o6 + 6 KP M TA o6 TA KP TA ( λ + λ ) λ + λ s6 TA p 3 p

4 TAMU-Ele-474 Jose Sila-Martiez-08 Basic Operatioal Trascoductace Aplifier Toloies O SNGE-ENDED + M M - - M M + O TA TA (a) (b) + - O + M M O - O M M O - B TA B TA (c) FUY-DFFERENTA (d) - 4 -

5 3 urret Mirror OTA B : : B B TA V+ M M O TA Relatie to Siple OTA : Factor of B icrease i G, GB, ad SR Sae A Slihtly hiher oise ower frequecy o-doiat pole ad third pole (B+) ties the power 5

6 TAMU-Ele-474 Jose Sila-Martiez-08 B TA B : : B V+ M M TA : OTA based o 3 curret irrors Output oductace O Trascoductace D Gai A G R G Doiat Pole GB No - Doiat Pole ω Gai - Badwidth Slew Rate B o p o SR + B + ω p G o p Mp B B B tail + KP B TA KP TA ( + B) p KP ( λ + λ ) λ + λ p TA sp TA p - 6 -

7 TAMU-Ele-474 Jose Sila-Martiez-08 B TA B : : B V+ M M TA : OTA based o 3 curret irrors Output oductace O Trascoductace D Gai A G R G Doiat Pole GB No - Doiat Pole ω Gai - Badwidth Slew Rate B o p o SR + B + ω p G o p Mp B B B tail + KP B TA KP TA ( + B) p KP ( λ + λ ) λ + λ p TA sp TA p - 7 -

8 3 urret Mirror OTA Noise B : : B B TA V+ M M O TA : Output Noise urret put Noise Voltae i i o kt kt ( B + B + B + ) + p p + B p + B 8

9 3 urret Mirror OTA w/ ascode Output B : : B VBP B TA M M V+ VBN O TA : Relatie to 3 urret Mirror OTA Sae G, GB, ad SR A icreased by cascode c r oc factor Approxiately sae oise troduce two additioal cascode o-doiat poles Sae power 9

10 TAMU-EEN Jose Sila-Martiez Sall Sial Aalysis: oo-source ascode Aplifier VB i +V GS i d V y - Y V Y + i OUT M } Voltae V R OUT to curret coerter OUT - b Y OUT V / i A aalysis: POE AT V Y No-doiat pole: ω PND ( + b )/ PY Doiat pole at / R OUT OUT Trasfer fuctio + s + s PY + b i PY - Sall sial circuit / ω U / PY ω (rad/sec) - 0 -

11 TAMU-EEN Jose Sila-Martiez Sall Sial Aalysis: Noise eel i d V Y ( / ) V, ( 0 / ) V, OUT M M Z 0 >> 0 / 0 R OP V eeral Z 0 R 0 /s 0 Z 0 << i d V Y OUT M Z 0 put referred Noise: For Z 0 >> ω (rad/sec) R OP i d V eqi, eqi, + + ascode trasistor oise ca eerally be elected Z Z 0 0 Z 0,, - -

12 TAMU-Ele-474 Jose Sila-Martiez-08 OTA based o 3 curret irrors usi cascode trasistors B TA B : : B VBP V+ M M VBN TA : urret(+b) TA O Trascoductace Output oductace D Gai A G R G c o B o r B Doiat Pole No - Doiat Pole ω Gai - Badwidth Slew Rate oc cr + ω p p + G GB oc SR B cp o p c Mp B B tail r r ocp oc KP + TA KP B λ + λ p ( + B) p KP TA c TA ( λ + λ ) ( r ) sp r oc TA c oc p - -

13 3 urret Mirror OTA Noise B : : B VBP B TA M M V+ VBN O TA Output Noise urret put Noise Voltae : i 8 io kt 3 8 kt 3 ( B + B + B + ) + p p + B ascode trasistor cotributio ca be elected p + B Approxiately equal to 3 curret irror OTA oise 3

14 TAMU-Ele-474 Jose Sila-Martiez-08 OTA based o 3 curret irrors usi cascode trasistors B : : B OTA-AS B TA M M VBP V+ VBN O OTA TA w : P-type curret irror P-type cascode N-type cascode N-type curret irror A V B R + sr + s + s + + s ( + B) ( + ) ( + ) P GSP cp GSP c GSN + s GSN N Phase Mari is liited OTA-put - 4 -

15 TAMU-Ele-474 Jose Sila-Martiez-08 B TA OTA based o 3 curret irrors usi cascode trasistors B : : B M M TA V+ : VBP VBN O Phase Ma Excess Phase ωp ωp ωp3 ω u 0 db ω Excess Phase is defied as (phase at 0 - phase at ω u ) Phase Mari (80 excess phase) Gai ari Gai easured at 80 excess phase - 5 -

16 Next Tie Folded ascode OTA Two Stae Miller OTA 6

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

EE415/515 Fundamentals of Semiconductor Devices Fall 2012 090 EE4555 Fudaetals of Seicoductor evices Fall 0 ecture : MOSFE hapter 0.3, 0.4 090 J. E. Morris Reider: Here is what the MOSFE looks like 090 N-chael MOSFEs: Ehaceet & epletio odes 090 J. E. Morris 3

More information

High Speed, Low Power Current Comparators with Hysteresis

High Speed, Low Power Current Comparators with Hysteresis teratioal Joural of LS desi & ouicatio Systes (LSS) ol.3, No.1, February 01 Hih Speed, Low Power urret oparators with Hysteresis Neeraj. hasta hirubhai Abai stitute of iforatio & ouicatio Techoloy, Gadhiaar,

More information

ECEN326: Electronic Circuits Fall 2017

ECEN326: Electronic Circuits Fall 2017 EEN36: Electronic ircuits Fall 07 ecture 5: Frequency esponse a Palero Analo & Mixed-al enter Texas A&M University Announceents HW5 due / Exa /6 9:0-0:0 (0 extra utes) losed book w/ one standard note sheet

More information

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients

More information

ECEN326: Electronic Circuits Fall 2017

ECEN326: Electronic Circuits Fall 2017 ECEN36: Electronic Circuits Fall 07 Lecture 7: Feedback Sa Palero Analo & Mixed-Sal Center Texas A&M University Announceents Hoework 7 due /9 Exa 3 / 8:00-0:00 Closed book w/ one standard note sheet 8.5

More information

Chapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L

Chapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L EE05 - Spr 2007 Microelectronic Devices and ircuits ecture 9 Frequency Response hapter Frequency Response. General onsiderations.2 Hih-Frequency Models of Transistors.3 Frequency Response of S Staes.4

More information

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018 EEN474/704: (nal) VSI ircuit Desin Sprin 0 ecture 3: Flded ascde & Tw Stae Miller OT Sa Paler nal & Mixed-Sinal enter Texas &M University nnunceents Exa dates reinder Exa is n pr. 0 Exa 3 is n May 3 (3PM-5PM)

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r

More information

EE 435. Lecture 10: Current Mirror Op Amps

EE 435. Lecture 10: Current Mirror Op Amps EE 435 ecture 0: urrent Mirror Op mps Review from last lecture: Folded ascode mplifier DD DD B3 B3 B B3 B2 B2 B3 DD DD B B B4 I T QURTER IRUIT Op mp 2 Review from last lecture: Folded ascode Op mp DD M

More information

Lecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)

Lecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium) Lecture EMINES eiew session: Fri./9,3 5PM306Soda 306 (HP Auditoriu) Midter # (Thursday /5, 3:30 5PM Sibley Auditoriu) OUTLINE Frequency esponse eiew of basic concepts hih frequency MOSFET odel S stae G

More information

ECEN474/704: (Analog) VLSI Circuit Design Spring 2016

ECEN474/704: (Analog) VLSI Circuit Design Spring 2016 EEN7/70: (nal) VS icuit Desin Spin 06 ectue 0: Siple OT Sa Pale nal & Mixed-Sinal ente Texas &M Uniesity nnunceents H is due tday H is due Ma 0 Exa is n p 9:0-0:5PM (0 exta inutes) lsed bk w/ ne standad

More information

Example: High-frequency response of a follower

Example: High-frequency response of a follower Example: Hih-requency response o a ollower o When body eects are cluded, db actually appears between dra and round. ce both termals o db are rounded, it does not aect the circuit. o d is also between the

More information

Answer: 1(A); 2(C); 3(A); 4(D); 5(B); 6(A); 7(C); 8(C); 9(A); 10(A); 11(A); 12(C); 13(C)

Answer: 1(A); 2(C); 3(A); 4(D); 5(B); 6(A); 7(C); 8(C); 9(A); 10(A); 11(A); 12(C); 13(C) Aswer: (A); (C); 3(A); 4(D); 5(B); 6(A); 7(C); 8(C); 9(A); 0(A); (A); (C); 3(C). A two loop positio cotrol system is show below R(s) Y(s) + + s(s +) - - s The gai of the Tacho-geerator iflueces maily the

More information

Amplifiers, Source followers & Cascodes

Amplifiers, Source followers & Cascodes Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror

More information

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an n-channel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth

More information

Lab 4: Frequency Response of CG and CD Amplifiers.

Lab 4: Frequency Response of CG and CD Amplifiers. ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 ab 4: Frequency esponse of CG and CD Aplifiers.. OBJECTIVES Understand the role of input and output ipedance in deterinin

More information

NOISE IN SC CIRCUITS. NLCOTD: Gain Booster CMFB. Highlights (i.e. What you will learn today) Review. Course Goals. ECE1371 Advanced Analog Circuits

NOISE IN SC CIRCUITS. NLCOTD: Gain Booster CMFB. Highlights (i.e. What you will learn today) Review. Course Goals. ECE1371 Advanced Analog Circuits EE37 Advaced Aalog ircuits Lecture 0 NIE IRUIT Richard chreier richard.schreier@aalog.com Trevor aldwell trevor.caldwell@utoroto.ca ourse Goals Deepe Uderstadig o M aalog circuit desig through a top-dow

More information

EE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture

EE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture EE C45 ME C8 Itroductio to MEMS Desig Fall 003 Roger Howe ad Thara Sriiasa Lecture 3 Capacitie Positio Sesig: Electroic ad Mechaical Noise EE C45 ME C8 Fall 003 Lecture 3 Today s Lecture Basic CMOS buffer

More information

High Speed Mixed Signal IC Design notes set 8. Noise in Electrical Circuits: circuit noise analysis

High Speed Mixed Signal IC Design notes set 8. Noise in Electrical Circuits: circuit noise analysis C145C /18C otes, M. odwell, copyrihted 007 Hih peed Mixed ial C Desi otes set 8 Noise i lectrical Circuits: circuit oise aalysis Mark odwell Uiversity of Califoria, ata Barbara rodwell@ece.ucsb.edu 805-893-344,

More information

Voltage controlled oscillator (VCO)

Voltage controlled oscillator (VCO) Voltage cotrolled oscillator (VO) Oscillatio frequecy jl Z L(V) jl[ L(V)] [L L (V)] L L (V) T VO gai / Logf Log 4 L (V) f f 4 L(V) Logf / L(V) f 4 L (V) f (V) 3 Lf 3 VO gai / (V) j V / V Bi (V) / V Bi

More information

Bode Diagrams School of Mechanical Engineering ME375 Frequency Response - 29 Purdue University Example Ex:

Bode Diagrams School of Mechanical Engineering ME375 Frequency Response - 29 Purdue University Example Ex: ME375 Hadouts Bode Diagrams Recall that if m m bs m + bm s + + bs+ b Gs () as + a s + + as+ a The bm( j z)( j z) ( j zm) G( j ) a ( j p )( j p ) ( j p ) bm( s z)( s z) ( s zm) a ( s p )( s p ) ( s p )

More information

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static

More information

Current Mode Winner-Take-All Circuits Shih-Chii Liu. Translinear Principle. Current-Mode Low-Pass Filter. Translinear Principle

Current Mode Winner-Take-All Circuits Shih-Chii Liu. Translinear Principle. Current-Mode Low-Pass Filter. Translinear Principle NE Lecture 6 Wier-Take-All 0/9/03 Curret Mode Wier-Take-All Circuits Shih-Chii Liu Outlie: Trasliear Priciple Curret-Mode Circuit Fuctios: Low-Pass Temporal Filter PseudoCoductaces Spatial Filteri Resistive

More information

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation P1 lectroic evices for omuter gieerig [4] iolar Juctio Trasistors Trasistors Threetermial device otrolled source Fuctios Amlificatio Switchig Tyes iolar juctio trasistor (JT) Field effect trasistor (FT)

More information

Digital Integrated Circuits

Digital Integrated Circuits Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic

More information

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Lecture 140 Simple Op Amps (2/11/02) Page 140-1 Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and

More information

Mechatronics. Time Response & Frequency Response 2 nd -Order Dynamic System 2-Pole, Low-Pass, Active Filter

Mechatronics. Time Response & Frequency Response 2 nd -Order Dynamic System 2-Pole, Low-Pass, Active Filter Time Respose & Frequecy Respose d -Order Dyamic System -Pole, Low-Pass, Active Filter R 4 R 7 C 5 e i R 1 C R 3 - + R 6 - + e out Assigmet: Perform a Complete Dyamic System Ivestigatio of the Two-Pole,

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Crash course part 2. Frequency compensation

Crash course part 2. Frequency compensation Crash course part Frequecy compesatio Ageda Frequecy depedace Feedback amplifiers Frequecy depedace of the Trasistor Frequecy Compesatio Phatom Zero Examples Crash course part poles ad zeros I geeral a

More information

Lecture 4, Noise. Noise and distortion

Lecture 4, Noise. Noise and distortion Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OVA & OTA 1 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly

More information

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

More information

EE 435. Lecture 16. Compensation of Feedback Amplifiers

EE 435. Lecture 16. Compensation of Feedback Amplifiers EE 435 Lecture 16 ompensation of Feedback Amplifiers . Review from last lecture. Basic Two-Stae Miller ompensated Op Amp DD M 3 M 4 M 5 OUT IN M 1 M IN L I T B M 7 B3 M 6 By inspection SS A o m1 o p 1

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

More information

School of Mechanical Engineering Purdue University. ME375 Frequency Response - 1

School of Mechanical Engineering Purdue University. ME375 Frequency Response - 1 Case Study ME375 Frequecy Respose - Case Study SUPPORT POWER WIRE DROPPERS Electric trai derives power through a patograph, which cotacts the power wire, which is suspeded from a cateary. Durig high-speed

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

CDS 101: Lecture 8.2 Tools for PID & Loop Shaping

CDS 101: Lecture 8.2 Tools for PID & Loop Shaping CDS : Lecture 8. Tools for PID & Loop Shapig Richard M. Murray 7 November 4 Goals: Show how to use loop shapig to achieve a performace specificatio Itroduce ew tools for loop shapig desig: Ziegler-Nichols,

More information

EE 435 Lecture 13. Two-Stage Op Amp Design

EE 435 Lecture 13. Two-Stage Op Amp Design EE 435 Lecture 13 Two-Stae Op Amp Desin Review ascades of three or more amplifier staes are seldom used to build a feedback amplifier because of challenes associated with compensatin the amplifier for

More information

Bipolar Junction Transistors

Bipolar Junction Transistors ipolar Juctio Trasistors ipolar juctio trasistor (JT) was iveted i 948 at ell Telephoe Laboratories Sice 97, the high desity ad low power advatage of the MOS techology steadily eroded the JT s early domiace.

More information

Analog Integrated Circuit Design (Analog CMOS Circuit Design)

Analog Integrated Circuit Design (Analog CMOS Circuit Design) Aalog tegrate ircuit Desig (Aalog MOS ircuit Desig) Ali Heiary, Electrical Egieerig, g, Guila Uiversity Table of tets - MOs techology - troucti to MOS trasistor 3- urret mirror 4- Amplifier, active loa

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Compact Modeling of Noise in the MOS Transistor

Compact Modeling of Noise in the MOS Transistor Compact Modelig of Noise i the MOS Trasistor Aada Roy, Christia Ez, ) Swiss Federal Istitute of Techology, ausae (EPF), Switzerlad ) Swiss Ceter for Electroics ad Microtechology (CSEM) Neuchâtel, Swtzerlad

More information

ECEG 351 Electronics II Spring 2017

ECEG 351 Electronics II Spring 2017 G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless

More information

ECE 6412, Spring Final Exam Page 1

ECE 6412, Spring Final Exam Page 1 ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.

More information

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1 Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis

More information

Integrated Circuit Operational Amplifiers

Integrated Circuit Operational Amplifiers Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced

More information

The requirements of a plant may be expressed in terms of (a) settling time (b) damping ratio (c) peak overshoot --- in time domain

The requirements of a plant may be expressed in terms of (a) settling time (b) damping ratio (c) peak overshoot --- in time domain Compensators To improve the performance of a given plant or system G f(s) it may be necessary to use a compensator or controller G c(s). Compensator Plant G c (s) G f (s) The requirements of a plant may

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων

HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων «Low Noie Aplifier» Φώτης Πλέσσας fplea@e-ce.uth.r F eceiver Antenna BPF LNA BPF Mixer BPF3 IF Ap Deodulator F front end LO LNA De Conideration

More information

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers 33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected

More information

Week 5, Lectures 12-14, February 12-16, 2001

Week 5, Lectures 12-14, February 12-16, 2001 Week 5, Lectures 1-14, February 1-16, 001 EECS 105 Microelectroics Devices a Circuits, Sri 001 Arew R. Neureuther Toics: M:NMOS sall-sial a two-ort; PMOS sall-sial a CMOS two-ort W: Caacitace/Layout (

More information

SOM_v4.doc. Parametric amplification and noise squeezing by a qubit-coupled nanomechanical

SOM_v4.doc. Parametric amplification and noise squeezing by a qubit-coupled nanomechanical upporti foratio Paraetric aplificatio ad oise squeezi by a qubit-coupled aoechaical resoator Juho uh, Matt LaHaye, Pierre Echterach, Keith chwab, Michael Roues Fitti Δ f vs. G i Fiure c The periodicity

More information

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant

More information

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1 Lecture 9 Multiple Stage Frequency esponse I (/7/2) Page 9 LECTUE 9 MULTIPLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 56527) Objective The objective of this presentation is:.) Develop methods for the frequency

More information

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop EE 435 Lecture 8 Two-Stae Op Amp with LHP Zero Loop Gain - Breakin the Loop Review from last lecture Nyquist and Gain-Phase Plots Nyquist and Gain-Phase Plots convey identical information but ain-phase

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

MORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018

MORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018 //8 DIGITA EECTRONICS SYSTEM DESIGN FA 8 PROFS. IRIS BAHAR & ROD BERESFORD OCTOBER, 8 ECTURE 9: CMOS TRANSIENT BEHAIOR MORE TUTORIAS FOR ERIOG O the course website you ca fid some useful liks to additioal

More information

Lab(8) controller design using root locus

Lab(8) controller design using root locus Lab(8) cotroller desig usig root locus I this lab we will lear how to desig a cotroller usig root locus but before this we eed to aswer the followig questios: What is root locus? What is the purpose of

More information

ECE594I Notes set 13: Two-port Noise Parameters

ECE594I Notes set 13: Two-port Noise Parameters C594 otes, M. Rodwell, copyrighted C594 Notes set 13: Two-port Noise Parameters Mark Rodwell Uiversity of Califoria, Sata Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax Refereces ad Citatios:

More information

MEM 255 Introduction to Control Systems: Analyzing Dynamic Response

MEM 255 Introduction to Control Systems: Analyzing Dynamic Response MEM 55 Itroductio to Cotrol Systems: Aalyzig Dyamic Respose Harry G. Kwaty Departmet of Mechaical Egieerig & Mechaics Drexel Uiversity Outlie Time domai ad frequecy domai A secod order system Via partial

More information

COMBINED SKEWED CMOS RING OSCILLATOR

COMBINED SKEWED CMOS RING OSCILLATOR Electrical & omputer Egieerig: A Iteratioal Joural (EIJ olume 4, Number, Jue 05 OMBINED SKEWED MOS RING OSIATOR Sadegh Biabaifard, S. Mehdi Hosseii argai ad Shahrouz Asadi 3, Microelectroic ab, Shahid

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

EE Control Systems

EE Control Systems Copyright FL Lewis 7 All rights reserved Updated: Moday, November 1, 7 EE 4314 - Cotrol Systems Bode Plot Performace Specificatios The Bode Plot was developed by Hedrik Wade Bode i 1938 while he worked

More information

Differential Amplifiers (Ch. 10)

Differential Amplifiers (Ch. 10) Differential Amplifiers (h. 0) 김영석 충북대학교전자정보대학 0.9. Email: kimys@cbu.ac.kr 0- ontents 0. General onsiderations 0. Bipolar Differential Pair 0.3 MOS Differential Pair 0.4 ascode Differential Amplifiers

More information

Chapter 9 - CD companion 1. A Generic Implementation; The Common-Merge Amplifier. 1 τ is. ω ch. τ io

Chapter 9 - CD companion 1. A Generic Implementation; The Common-Merge Amplifier. 1 τ is. ω ch. τ io Chapter 9 - CD compaio CHAPTER NINE CD-9.2 CD-9.2. Stages With Voltage ad Curret Gai A Geeric Implemetatio; The Commo-Merge Amplifier The advaced method preseted i the text for approximatig cutoff frequecies

More information

Lecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley

Lecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley Lecture 0 OUTLIN BJT Aplifiers (3) itter follower (Coon-collector aplifier) Analysis of eitter follower core Ipact of source resistance Ipact of arly effect itter follower with biasin eadin: Chapter 5.3.3-5.4

More information

Why analog microelectronics?

Why analog microelectronics? hy aalo microelectroics? iital is taki over? Yes, but electrical sials are fudametally aalo! Aalo desi has prove fudametal for hihquality desi of complex systems Mixed-mode systems Natural sials are aalo

More information

Sinusoidal Steady-state Analysis

Sinusoidal Steady-state Analysis Siusoidal Steady-state Aalysis Complex umber reviews Phasors ad ordiary differetial equatios Complete respose ad siusoidal steady-state respose Cocepts of impedace ad admittace Siusoidal steady-state aalysis

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non

More information

Measuring Temperature with a Silicon Diode

Measuring Temperature with a Silicon Diode Measuring Teperature with a Silicon Diode Due to the high sensitivity, nearly linear response, and easy availability, we will use a 1N4148 diode for the teperature transducer in our easureents 10 Analysis

More information

732 Appendix E: Previous EEE480 Exams. Rules: One sheet permitted, calculators permitted. GWC 352,

732 Appendix E: Previous EEE480 Exams. Rules: One sheet permitted, calculators permitted. GWC 352, 732 Aedix E: Previous EEE0 Exams EEE0 Exam 2, Srig 2008 A.A. Rodriguez Rules: Oe 8. sheet ermitted, calculators ermitted. GWC 32, 9-372 Problem Aalysis of a Feedback System Cosider the feedback system

More information

Jitter Transfer Functions For The Reference Clock Jitter In A Serial Link: Theory And Applications

Jitter Transfer Functions For The Reference Clock Jitter In A Serial Link: Theory And Applications Jitter Trasfer Fuctios For The Referece Clock Jitter I A Serial Lik: Theory Ad Applicatios Mike Li, Wavecrest Ady Martwick, Itel Gerry Talbot, AMD Ja Wilstrup, Teradye Purposes Uderstad various jitter

More information

Solar Photovoltaic Technologies

Solar Photovoltaic Technologies Solar Photovoltaic Techologies ecture-17 Prof. C.S. Solaki Eergy Systems Egieerig T Bombay ecture-17 Cotets Brief summary of the revious lecture Total curret i diode: Quatitative aalysis Carrier flow uder

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF ECE 342 Electronic Circuits ecture 25 Frequency esponse of CG, CB,SF and EF Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 342 Jose Schutt Aine 1 Common

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Integrals of Functions of Several Variables

Integrals of Functions of Several Variables Itegrals of Fuctios of Several Variables We ofte resort to itegratios i order to deterie the exact value I of soe quatity which we are uable to evaluate by perforig a fiite uber of additio or ultiplicatio

More information

Note that the argument inside the second square root is always positive since R L > Z 0. The series reactance can be found as

Note that the argument inside the second square root is always positive since R L > Z 0. The series reactance can be found as Ipedace Matchig Ipedace Matchig Itroductio Ipedace atchig is the process to atch the load to a trasissio lie by a atchig etwork, as depicted i Fig Recall that the reflectios are eliiated uder the atched

More information

IDAN Shock Mount Isolation Vibration Study November 1, The operation of shock and vibration isolation base plate

IDAN Shock Mount Isolation Vibration Study November 1, The operation of shock and vibration isolation base plate dr. Istvan Koller RTD USA BME Laboratory. Background In 998, Real Tie Devices USA, Inc. introduced a novel packaging concept for ebedded PC/04 odules to build Intelligent Data Acquisition Nodes. This syste,

More information

Lecture #25. Amplifier Types

Lecture #25. Amplifier Types ecture #5 Midterm # formatio ate: Moday November 3 rd oics to be covered: caacitors ad iductors 1 st -order circuits (trasiet resose) semicoductor material roerties juctios & their alicatios MOSFEs; commo-source

More information

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor

More information

EEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #4: CMOS Iverters ajeeva Amirtharajah Uiversity of Califoria, Davis Jeff Parhurst Itel Cororatio Outlie eview: Iverter Trasfer Characteristics Lecture 3: Noise Margis, ise & Fall Times,

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

MODULE 1.2 CARRIER TRANSPORT PHENOMENA

MODULE 1.2 CARRIER TRANSPORT PHENOMENA MODULE 1.2 CARRIER TRANSPORT PHENOMENA Carrier Trasort Pheoeo Carrier drift: obility, coductivity ad velocity saturatio Carrier Diffusio: diffusio curret desity, total curret desity The Eistei relatio

More information

ECEG 351 Electronics II Spring 2017

ECEG 351 Electronics II Spring 2017 ECEG 351 Electronics Sprin 017 Review Topics for Exa #3 Please review the Exa Policies section of the Exas pae at the course web site. You should especially note the followin: 1. You will be allowed to

More information

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E. Lecture 070 Stage Frequency esponse I (/0/0) Page 070 LECTUE 070 SINGLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 488504) Objective The objective of this presentation is:.) Illustrate the frequency analysis

More information

Mixed Signal IC Design Notes set 7: Electrical device noise models.

Mixed Signal IC Design Notes set 7: Electrical device noise models. C145C /18C otes, M. owell, copyrighte 007 Mixe Sigal C Desig Notes set 7: lectrical evice oise moels. Mark owell Uiversity of Califoria, Sata Barbara rowell@ece.ucsb.eu 805-893-344, 805-893-36 fax Topics

More information

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET) ecture 9 MOS Field ffect Trasistor (MOSFT or FT) this lecture you will lear: The oeratio ad workig of the MOS trasistor A MOS aacitor with a hael otact ( Si) metal cotact Si Si GB B versio layer PSi substrate

More information

Polytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design

Polytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design ours I - 03/04 - Séane 6 8/03/04 Polyteh Montpellier ME M EE Systèmes Miroéletroniques nalo I Desin hapter VII OP stability and ompensation Pasal Nouet / 03-04 nouet@lirmm.r http://www.lirmm.r/~nouet/homepae/leture_ressoures.html

More information

CHAPTER 6 CMOS OPERATIONAL AMPLIFIERS

CHAPTER 6 CMOS OPERATIONAL AMPLIFIERS Chapter 6 Introduction (6/24/06) Page 6.0 CHAPTER 6 CMOS OPERATIONAL AMPLIFIERS INTRODUCTION Chapter Outline 6. CMOS Op Amps 6.2 Compensation of Op Amps 6.3 TwoStage Operational Amplifier Design 6.4 Cascode

More information

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie

More information

Minimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2

Minimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2 UNIERSITY OF CALIFORNIA College of Egieerig Departmet of Electrical Egieerig ad Computer Scieces Last modified o February 1 st, 005 by Chris Baer (crbaer@eecs Adrei ladimirescu Homewor #3 EECS141 Due Friday,

More information