Radivoje Đurić, 2015, Analogna Integrisana Kola 1
|
|
- Godwin Ellis
- 6 years ago
- Views:
Transcription
1 OVA & OTA 1
2 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly used for board-level circuitry OTA-Operational Transconductance Amplifier Ideally a voltage controlled current source Typically restricted to capacitive (or moderate resistive) loads Primarily used in integrated circuits The op-amp (OVA and OTA) is a fundamental building block in Mixed Signal design. Employed profusely in data converters, filters, sensors, drivers etc. Continued scaling in CMOS technology has been challenging the established paradigms for op-amp design. 2
3 With downscaling in channel length (L) Transition frequency increases (more speed) Open-loop gain reduces (lower intrinsic gain) Supply voltage is scaled down (lower headroom) VDD is scaling down but V TH is almost constant (Design headroom is shrinking faster) Random offsets due to device mismatches 1 V TH WL Integration of Analog into Nano-CMOS? Design low-vdd op-amps. Replace vertical stacking (cascoding) by horizontal cascading of gain stages Explore more effective op-amp compensation techniques. Offset tolerant designs. Also minimize i i power and layout area to keep up with the digitalit trend. Better power supply noise rejection (PSRR) Even if we employ wide-swing biasing for low-voltage designs, three- or higher stage opamps will be indispensable in realizing large open-loop DC gain. 3
4 The op amp (operational amplifier) is a high gain, dc coupled amplifier designed tobe used with negative feedback to precisely define a closed loop transfer function. The basic requirements for an op amp: Sufficiently large gain (the accuracy of the signal processing determines this) Differential inputs Frequency characteristics that permit stable operation when negative feedback is applied Other requirements: High input impedance Low output impedance High speed/frequency OP AMP CHARACTERIZATION Linear and Static Characterization of the CMOS Op Amp A model for a nonideal op amp that includes some of the linear, static nonidealities: 4
5 where Rid = differential input resistance Cid = differential input capacitance Ricm = common mode input resistance Ricm = common mode input capacitance VOS = input-offset voltage CMRR = common-mode mode rejection ratio (when v1=v2v2 an output results) 2 = voltage-noise spectral density (mean-square volts/hertz) e n Linear and Dynamic Characteristics of the Op Amp Differential and common-mode frequency response: Differential-frequency response: Vout s Av s V1 s V2 s Ac s V1 s V2 s 2 A v A v0 s s s s p p p p i i 5
6 Other Characteristics of the Op Amp Power supply rejection ratio (PSRR): Input common mode range (ICMR): ICMR = the voltage range over which the input common-mode signal can vary without influence the differential performance Slew rate (SR): maximum current available to charge and discharge a capacitance SR = output voltage rate limit of the op amp Settling time (Ts): the time needed for the output of the output of the op amp to reach a final value value when excited by a small signal (SR is a large-signal phenomenon). Small-signal settling time can be completely determined from the location of the poles and zeros in the small-signal equivalent circuit. 6
7 OP AMP CATEGORIZATION Amplifiers generaly consist of a cascade of V-I (transconductance stage) or I-V (load stage) Classification of CMOS Op Amps 7
8 Output configuration Single ended Differential Predominantly used for integrated high-performance or high precision amplifiers Requires common mode feedback circuit Class-A Output cannot source/sink currents larger than quiescent point bias current Class-AB Output can provide large drive currents on demand Dynamic, comparator-based Still a research topic Two-stage single ended Miller CMOS OTA 8
9 Classical two-stage CMOS op amp broken into voltage-to-current and current-to-voltage stages: Folded cascode CMOS op amp broken into stages: 9
10 Two-stage Single ended Folded-Cascode CMOS OTA 10
11 COMPENSATION OF OP AMPS Objective of compensation is to achieve stable operation when negative feedback is applied around the op amp. L s A s F s CLG s As 1 A s F s A j F j L j 1 0dB 0dB 0dB arg A j F j M db db 2 argl j0db 11
12 Why Do We Want Good Stability? Consider the step response of second-order system which closely models the closed-loop gain of the op amp connected in unity gain. A good step response is one that quickly reaches its final value. Therefore, we see that phase margin should be at least 45 and preferably 60 or larger. (A rule of thumb for satisfactory stability is that there should be less than three rings.) Note that good stability is not necessarily the quickest rise time. 12
13 Root Locus 1st order feedback system A so-called root locus plot shows the movement of the poles in the s plane as we vary the low-frequency loop gain T0 2nd order feedback system 13
14 3rd order feedback system Consider a feedback network consisting of a forward amplifier with three identical poles, and a feedback network with a constant transfer function f The poles of A(s) are therefore the solution to 14
15 MATLAB: The transfer function with three poles s = tf('s'); p1=-1; p2=-2; p3=-4; T = 1 / [(1-s/p1)*(1-s/p2)*(1-s/p3)]; rlocus(t) 15
16 Adding a Zero: s = tf('s'); z=-5; p1=-1; 1; p2=-2; 2; p3=-4; T = (1-s/z) / [(1-s/p1)*(1-s/p2)*(1-s/p3)]; rlocus(t) 16
17 Benchmarking In order to compare the merit of various compensation techniques, it makes sense to inspect the loop s unity gain frequency before and after the compensation is applied Rationale: The maximum bandwidth we can possibly expect from a feedback amplifier is the unity gain frequency of the loop Regardless of the order of the feedback system, the closed-loop response departs from 1/f as T(s) crosses unity Consider a loop transfer function with n dominant poles that occur before the unity crossover The product of the low frequency loop gain and all dominant poles is called the loop gain pole product (LP product) Note that in a first-order system, the LP product is simply the gainbandwidth product 17
18 Feedback Zero Compensation Leave amplifier poles unchanged and introduce a zero in the feedback network Efficiency of Feedback Zero Compensation 18
19 To first order, since we do not change the poles, the LP product and ω u are (approximately) unchanged. Feedback zero compensation is therefore bandwidth efficient, since we do not need to sacrifice bandwidth to stabilize the circuit. To second order, the LP product will change slightly due to loading from the capacitance added in the feedback network Narrowbanding Compensation Idea: Make one of the loop poles dominant, leave other poles unchanged Efficiency of Narrowbanding ω p1 that gives a maximally flat magnitude response for the closed-loop amplifier? 19
20 The crossover and bandwidth is limited to some fraction of ω p2 At first glance, this makes narrowbanding appear to be inefficient However,, provided that ω p2 is close to the transit frequency of the process technology, this compensation approach is acceptable and hard to surpass in terms of absolute achievable closed-loop speed Example: p Single Gain Stage with Current Buffer Example Realizations Cgs introduces a non-dominant pole at high frequencies ω p2 =ω T CL is adjusted until the circuit achieves the desired phase margin This type of narrowbanding is called load compensation, since stability is ensured by properly sizing the load capacitance CL 20
21 Two-Stage OTA The two-stage amplifier shown below has two comparable poles, assuming thatthereisno additional significant pole from the feedback network If the feedback network is resistive, we may be able to compensate the amplifier by introducing a feedback zero What can we do if the feedback is capacitive? Narrowbanding is not a good idea, since both poles are at low frequencies Miller Compensation Purposely p y connect a capacitor across the second transconductor! Two interesting things happen Low frequency input capacitance of second stage becomes large moves the first pole to a lower frequency Qualitatively speaking, at high frequencies, Cc turns the second stage into a diode connected device low impedance, i.e. large ω p2 21
22 Using the dominant pole approximation: RHP zero: We can approximate further as shown below GBW set by gm1 and Cc Pole Splitting : Increasing Cc reduces ω p1, and increases ω p2 22
23 A very nice knob for adjusting the phase margin of the circuit! Graphical View of Pole Splitting Miller Compensation of the Two-Stage Op Amp The various capacitors are: Cc = accomplishes the Miller compensation CM = capacitance associated with the first-stage mirror (mirror pole) CI = output capacitance to ground of the first-stage CII = output capacitance to ground of the secondstage 23
24 Compensated Two-Stage, Small-Signal Frequency Response Model Simplified Use the CMOS op amp to illustrate: Assume that: gm3 CC Cgd 6, gm3 gds3 gds1, u GB C M g g, g g m1 mi m6 mii 1 1 RI, g g g g ds2 ds4 ds6 ds7 R II C C C C, C C C C C I db2 db4 gs6 II L db6 db7 gd 7 24
25 Nodal Equations: 2 G s C C V sc V g V I I c c out mi in g sc V G s C C V mii c 2 II II c out 0 2 Vout s gmi gmii scc V s GG sg C C G C C g C s CC CC CC in I II II I II I II c mii c I II c I c II 1 s A 0 out gmii / C V s c 2 V s 1 s R C C R C C g R R C s R R C C C C C C in I I II II II c mii I II c I I I II c I c II A 0 gg I II gm1 gm6 GG g g g g I II ds2 ds4 ds6 ds7 D s s s 1 1 s 1 1 1s p p p p p p s s p 2 p 1 D s 1 1 as bs p p p p 1 a, 1 p2 a b
26 p gds gds gds gds R C C R C C g R R C g R R C g C I I II II II c mii I II c mii I II c m6 c p 2 C C C I c II 6 a R C C R C C g R R C g g b R R C C C C C C C C gmii gm6 Right-half plane zero: z1 C C The unity gain bandwidth: I I II II II c mii I II c mii m I I I II c I c II II L c c gg I II g g GB A0 p1 GG g RR C C C 1 mi m1 I II mii I II c c c ω p2 must be greater than unity-gainbandwidth or satisfactory phase margin will not be achieved. Influence of the Mirror Pole C C C C C C M 3 db1 db3 gs3 gs4 The transfer function from the input to the output t voltage of the first stage s 1 V s g /2 g g g g 2 g / C 1 V in s gds2 gds4 gm3 gds1 gds3 sc3 g ds2 g s ds 4 1 g / C 01 m1 m3 ds1 ds3 m1 m3 3 m3 3 26
27 z 2 g / C 3 m3 3 p g / C 3 m3 3 The requirement for 45 phase margin is: M 180 arg A jf j 180 arctg arctg arctg 45 p1 p2 z1 p, i 1,2, z pi i z1 1 Let ω = GB and assume that ω z1 >=10GB, GB GB arctg arctg arctg 0.1 p1 p2 27
28 GB 135 arctg A0arctg arctg 0.1, A0 1 p2 GB GB arctg arctg 5.7 p2 p2 GB GB arctg p GB p2 p2 If 60 phase margin is required, then the following relationships apply: g C 10GB 2.2GB z1 p2 10g g 10 g C m6 m1 g C c c m6 m1 c m 6 m 1 2.2g Cc 0.22C C c 2 CMOS op amp Slew Rate (SR) Slew rate occurs when currents flowing in a capacitor become limited it and is given as I lim dv C C dt 28
29 I5 I6 I5 I7 I5 SR min,, I I Cc C L Cc 6 5 I5 I7 I5 I5 SR min,, if I I Cc C L Cc 7 5 Therefore, if CL is not too large and if I7 is significantly greater than I5, then the slew rate of the two-stage op amp should be, I5/Cc. RIGHT-HALF PLANE ZERO Controlling the Right-Half Plane Zero Why is the RHP zero a problem? Because it boosts the magnitude but lags the phase - the worst possible combination for stability. Solution of the problem: The compensation comes from the feedback path through Cc, but the RHP zero comes from the feedforward path through Cc so eliminate the feedforward path! 29
30 Use of Buffer to Eliminate the Feedforward Path through the Miller Capacitor Vout s A V s s R C C R C g R R C s R R C C C in I I II II II mii I II c I II II I c p gds gds gds gds R C C R C g RR C g RR C g C g g g I I II II II mii I II c mii I II c m c p 2 C C C I c II a R I C I C II R IIC II g mii RR I II g mii C c b R R C C C C C C I II II I c II I c Poles are approximately what they were before with the zero removed For 45 phase margin, ω p2 must be greater than GB For 60 phase margin,, ω p2 must be greater than 1.73GB 30
31 Use of Buffer with Finite Output Resistance to Eliminate the RHP Zero Assume that the unity-gain buffer has an output resistance of Ro It can be shown that if the output resistance of the buffer amplifier, Ro, is not neglected that another pole occurs at, 1 p4 R0 CICcCI Cc and a LHP zero at 1 z2 RC 0 c Although the LHP zero can be used for compensation, the additional pole makes this method less desirable than the following method. Use of Nulling Resistor to Eliminate the RHP Zero (or turn it into a LHP zero) 31
32 Nodal Equations: VI scc gmivin scivi VI Vout R I 1 sc cr z 0 VI scc gmivi sciivout Vout VI RII 1 sccrz 0 Cc g g R R 1s R C Vout V s bs cs ds in s gmii mi mii I II z c b R C C R C C g R R C R C I I c II II c mii I II c z c c RR CC CC CC RC RC R C I II I II c I c II z c I I II II d R R C C C R I II I II c z If Rz is assumed to be less than RI or RII and the poles widely spaced, then the roots of the above transfer function can be approximated as p1 R C C R C C g R R C R C 1g R R C g R R C p I I c II II c mii I II c z c mii II I c mii II I c 2 g C g CC CC CC C p 4 mii c mii c I I II c II II 1 RC z I z 1 C c 1 1 gmii R z 32
33 Note that the zero can be placed anywhere on the real axis! We desire that z1 = p2 in terms of the previous notation 1 CII Cc CII 1 p2 z1cc Rz Rz g g C g mii mii c mii With p2 canceled, the remaining roots are p1 and p4(the pole due to Rz). For unity-gain stability, all that is required is that A 0 A p GB g R R C p mi RC g C z I c mii II I c GB Substituting Rz into the above inequality and assuming CII >> Cc results in C g mi c CI CII gmii This procedure gives excellent stability for a fixed value of CII ( CL). Unfortunately, y asclchanges, p2 changes and the zero must be readjusted to cancel p2! 33
34 Incorporating the Nulling Resistor into the Miller Compensated Two-Stage Op Amp p 1 1 gmi gmi g R R C g g R R C A C mii II I c mii mi II I c 0 c p 2 g C mii II g C m6 L p 4 1 z1 RC z I C c Rz g m6 6 Design of the Nulling Resistor (M8) For the zero to be on top of the second pole (p2), the following relationship must hold R z C c C II 1 C c C L 1 C c C L 1 C g C g C 2 I C W / L 1 1 c mii c m6 c D6 p ox 6 34
35 The resistor, Rz, is realized by the transistor M8 which is operating in the active region because the dc current through it is zero. Therefore, Rz, can be written as 1 1 Rz i / v C W / L V V D8 DS8 V 0 p ox 8 SG8 THP The bias circuit is designed so that voltage VA is equal to VB. As a result DS 8 Equatingq g the two expressions for Rz gives V R z R z 2I V V V V D10 GS10 THP GS8 THP pcoxw / L10 C W / L p GS11 GS6 ox 8 W / L ID10 W / L 2 8 pc I C W / L p ox 10 ox D10 W / L 10 Cc CL 1 1 C 2 I C W / L W / L 2 C I c D 6 p ox 6 8 p ox D 10 C c W / L W / L W / L D6 8 Cc CL 10 6 ID10 W ID10 W V L I L 11 D6 6 I W / L 8 c L W / L W / L / Cc C C W L
36 An Alternate Form of Nulling Resistor To cancel p2, R C C 1 1 g g C c L L z m6 m6b1 Cc gm6 gm6b Cc 2I 2I C 1 C W / L C W / L C D 6 D 6 B L p ox 6 p ox 6B c 36
37 Increasing the Magnitude of the Output Pole Nodal equations: R R2 g ds2 g ds4 gds 9 g ds6 g ds7 g sc I GV g V GV V m8 c in 1 1 m8 s8 1 1 out gm8 scc gm8scc 0 gm6v1g2sc2 Vout gm8 scc Solving l i for the transfer function Vout/Iin gives scc 1 Vout s gm6 gm8 I in s GG 1 2 C c C 2 C c g m 6 C c 2 CC s s gm G G GG gm G
38 Using the approximate method of solving for the roots of the denominator gives p p 1 6 g G G GG 1 C 2 c C2 Cc gm6cc gm6rds Cc m gm6rdscc 2 6 gm8rdsg2 gm6 gm8rds 2 p2 CC c 2 6 C2 3 g G m8 2 z 2 g C where all the various channel resistance have been assumed to equal rds and p2 is the output pole for normal Miller compensation. Result: Dominant pole is approximately the same and the output pole is increased by gmrds In addition there is a LHP zero at -gm8/scc and a RHP zero due to Cgd6 (shown dashed in the previous model) at gm6/cgd6. Roots are: m8 c 38
39 FEEDFORWARD COMPENSATION Use two parallel paths to achieve a LHP zero for lead compensation purposes s Vout s ACc ACc V 1 i s Cc CII s RIICc CII To use the LHP zero for compensation, a compromise must be observed Placing the zero below GB will lead to boosting of the loop gain that could deteriorate the phase margin Placing the zero above GB will have less influence on the leading phase caused by the zero Note that a source follower is a good candidate for the use of feedforward compensation This type of compensation is often used in source followers. The capacitor will provide a path that bypasses the transistor at high frequencies g mii 39
40 POWER SUPPLY REJECTION RATIO OF THE TWO-STAGE OP AMP What is PSRR? PSRR PSRR A A A A v dd v ss v v dd v v ss in in Method for calculating PSRR: V A V AV A V AV out dd dd v 2 dd dd v out Add Add 1 V V V V 1 A A PSRR out dd dd dd v v V dd ss PSRR PSRR Vout Vout If we connect the op amp in the unity-gain mode and input an AC signal of Vdd (Vss) in series with VDD (VSS), PSRR will be equal V dd PSRR V out Vss PSRR V out V 40
41 Negative PSRR g G sc sc V g sc V I c I 1 mi c out g sc V G sc sc sc V g sc V mii c II c II gd out ds gd ss Solving for Vout/Vss and inverting: 2 a CC c I CC I II CII Cc CC I gd7 CC c gd 7 Vss as bs c Vout gm7 GI scc CI bg C C C G C C C g g c GIGII gmiigmi Solve for approximate roots: Cc CC c I CC c II CC c II 1s 1 s ss mii mi g V g g mi gmiic c PSRR Vout G I g ds 7 C c CI Cgd 7 1 s 1 s G I g ds7 7 I c II gd II c I c mii mi 41
42 PSRR Cc CII s s 1 s 1 s 1 1 ss mii mi g V g g mi g mii GII Av 0 GB p2 Vout GI gds7 Cgd 7 Cc gds7 Cgd 7 s gmi 1s 1 s 1 s 1 g ds7 G I g ds7 GB G I Comments: DC gain has been increased by the ratio of GII to gds7 Two poles instead of one, however the pole at -gds7/cgd7 is large and can be ignored. 42
43 Positive PSRR The nodal equations: GI scc sciv1 gmi sccvout GIVdd g sc V G sc sc V g g V mii c 1 II c II out mii ds6 dd G g g g g, G g g, g g g, g g I ds 1 ds 4 ds 2 ds 4 II ds 6 ds 7 mi m 1 m 2 mii m 6 Using Cramers rule to solve for the transfer functionvout/vdd, and inverting the transfer function gives the following result 2 V ss as bs c Vout GI gds6 s Cc gmii GI gds6ci gmii gds6 43
44 a CcCI CICII CIICc b G C C G C C C g g I c II II c I c mii mi c G G g g I II mii mi We may solve for the approximate roots of numerator as PSRR Cc CC c I CC c II CC c II 1s 1 s dd mii mi g V g g mi gmiic c Vout GI gds6 g miicc 1 s Gg I ds6 Where gmii > gmi and that all transconductances are larger than the channel conductances: PSRR Cc CII s s 1 s 1 s 1 1 dd mii mi g g V g g G A 0 GB V out G I g ds 6 g miic c g ds 6 s G II A v 0 1 s 1 Gg I ds6 GB g ds6 mi mii II v p2 At approximately the dominant pole, the PSRR falls off with a -20dB/decade slope and degrades the higher frequency PSRR + of the two-stage op amp. 44
45 Approximate Model for PSRR+ The M7 current sink causes VSG6 to act like a battery 2) Therefore, Vdd couples from the source to gate of M6 3) The path to the output t is through h any capacitance from gate to drain of M6 Conclusion: The Miller capacitor Cc couples the positive power supply ripple directly to the output. Must reduce or eliminate Cc! 45
46 Approximate Model for Negative PSRR with VBias Connected to Ground Path through the input stage is not important as long as the CMRR is high 46
47 Path through the output stage: Z out V I Z g 7 V Z out ss out m7 ss out 1 Rout Rout sc 1 sc R out out out Vout gm7rout V 1 sc R ss out out The two-stage op amp will never have good PSRR because of the Miller compensation The two-stage op amp is a very general and flexible op amp Cascoding! 47
48 Feedforward compensation without Miller Capacitor The compensation scheme used in this paper employs a feedforward path to create LHP zeros, but does not use any Miller capacitor. The dominant pole is not pushed to lower frequencies, resulting in a higher gain-bandwidth product with a fast step response. A vi g g mi 0i 0 j, i 1,2,3 g0 j pj, j 1,2 C s Av3 s Av Av Av 1 p1 Av1 Av2 Av3 p1 Hs Av1Av2 Av3 s s s s p1 p2 p1 p2 The OTA transfer function has two poles and a LHP zero created by the feedforward path. The location of the LHP zero is v1 v2 m1 m2 A A z g g 1 1 p1 Av3 C01 gm3 48
49 The second and feedforward stages can be designed such that the negative phase shift due to ω p2 is compensated by the positive phase shift of the LHP zero When the frequency of ω p2 exactly coincides with that of the LHP zero, the amplifier phase margin is 90 and the unity-gain frequency is given by GB A A A A A v1 v2 v3 v1 v2 p1 (a) Perfect pole zero cancellation (b) Pole zero mismatch This compensation scheme results in an amplifier with high gain and fast response The bandwidth improvement is due to the fact that the poles are not split, as is the case in any amplifier with Miller compensation 49
LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationLecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen
Lecture 20 Compensation of Op AmpsI (/30/02) Page 20 LECTURE 20 COMPENSATION OF OP AMPS I (READING: GHLM 425434 and 624638, AH 249260) INTRODUCTION The objective of this presentation is to present the
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationCHAPTER 6 CMOS OPERATIONAL AMPLIFIERS
Chapter 6 Introduction (6/24/06) Page 6.0 CHAPTER 6 CMOS OPERATIONAL AMPLIFIERS INTRODUCTION Chapter Outline 6. CMOS Op Amps 6.2 Compensation of Op Amps 6.3 TwoStage Operational Amplifier Design 6.4 Cascode
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More information6.2 INTRODUCTION TO OP AMPS
Introduction to Op Amps (7/17/00) Page 1 6.2 INTRODUCTION TO OP AMPS INTRODUCTION Objective The objective of this presentation is: 1.) Characterize the operational amplifier 2.) Illustrate the analysis
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationIntegrated Circuit Operational Amplifiers
Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationLecture 140 Simple Op Amps (2/11/02) Page 140-1
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationLecture 17 Date:
Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationStability & Compensation
Advanced Analog Building Blocks Stability & Compensation Wei SHEN (KIP) 1 Bode Plot real zeros zeros with complex conjugates real poles poles with complex conjugates http://lpsa.swarthmore.edu/bode/bode.html
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationExact Analysis of a Common-Source MOSFET Amplifier
Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationV in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationEECS 105: FALL 06 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University
ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationLecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003
6.0 Microelectronic Devices and Circuits Spring 003 Lecture 3 Lecture 3 Frequency Resp onse of Amplifiers (I) CommonSource Amplifier May 6, 003 Contents:. Intro duction. Intrinsic frequency resp onse of
More informationLECTURE 380 TWO-STAGE OPEN-LOOP COMPARATORS - II (READING: AH ) Trip Point of an Inverter
Lecture 380 Two-Stage Open-Loop Comparators-II (4/5/02) Page 380-1 LECTURE 380 TWO-STAGE OPEN-LOOP COMPARATORS - II (READING: AH 445-461) Trip Point of an Inverter V DD In order to determine the propagation
More informationChapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF
ECE 342 Electronic Circuits ecture 25 Frequency esponse of CG, CB,SF and EF Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 342 Jose Schutt Aine 1 Common
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationLecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER
Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multi-stage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r
More informationFeedback Transimpedance & Current Amplifiers
Feedback Transimpedance & Current Amplifiers Willy Sansen KULeuven, ESATMICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 1005 141 Table of contents Introduction Shuntshunt FB for Transimpedance
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationElectronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationPower Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez
Power Management Circuits and Systems Basic Concepts: Amplifiers and Feedback Jose Silva-Martinez Department of Electrical & Computer Engineering Texas A&M University January 2, 209 Non-Inverting Amplifier
More informationInput and Output Impedances with Feedback
EE 3 Lecture Basic Feedback Configurations Generalized Feedback Schemes Integrators Differentiators First-order active filters Second-order active filters Review from Last Time Input and Output Impedances
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationChapter 9 Frequency Response. PART C: High Frequency Response
Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance
More informationLecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen
Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output
More informationLecture 7, ATIK. Continuous-time filters 2 Discrete-time filters
Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationEE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002
STANFORD UNIVERSITY Department of Electrical Engineering SAMPLE FINAL EXAMINATION Fall Quarter, 2002 EE214 8 December 2002 CLOSED BOOK; Two std. 8.5 x 11 sheets of notes permitted CAUTION: Useful information
More informationOPAMPs I: The Ideal Case
I: The Ideal Case The basic composition of an operational amplifier (OPAMP) includes a high gain differential amplifier, followed by a second high gain amplifier, followed by a unity gain, low impedance,
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationLectures on STABILITY
University of California Berkeley College of Engineering Department of Electrical Engineering and Computer Science νin ( ) Effect of Feedback on Frequency Response a SB Robert W. Brodersen EECS40 Analog
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationThe loop shaping paradigm. Lecture 7. Loop analysis of feedback systems (2) Essential specifications (2)
Lecture 7. Loop analysis of feedback systems (2). Loop shaping 2. Performance limitations The loop shaping paradigm. Estimate performance and robustness of the feedback system from the loop transfer L(jω)
More informationThe Miller Approximation
The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationFrequency Response Prof. Ali M. Niknejad Prof. Rikky Muller
EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationLecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o
Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS
University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques
CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationLecture 4: Feedback and Op-Amps
Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationSection 5 Dynamics and Control of DC-DC Converters
Section 5 Dynamics and ontrol of D-D onverters 5.2. Recap on State-Space Theory x Ax Bu () (2) yxdu u v d ; y v x2 sx () s Ax() s Bu() s ignoring x (0) (3) ( si A) X( s) Bu( s) (4) X s si A BU s () ( )
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationECEN 325 Electronics
ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non
More informationLecture 150 Simple BJT Op Amps (1/28/04) Page 150-1
Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis
More informationStability of Operational amplifiers
Stability o Operational ampliiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 05 Table o contents Use o operational ampliiers Stability o 2-stage opamp
More informationApplication Report. Mixed Signal Products SLOA021
Application Report May 1999 Mixed Signal Products SLOA021 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product
More information