Tool for Modeling and Analysis of Electronic Circuits and Systems. Technical Report

Size: px
Start display at page:

Download "Tool for Modeling and Analysis of Electronic Circuits and Systems. Technical Report"

Transcription

1 Tool for Modeling and Analysis of Electronic Circuits and Systems Ons Lahiouel, Henda Aridhi, Mohamed H.Zaki, and Sofiène Tahar Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada {lahiouel,h Technical Report October, 2011 Abstract Analog circuit models provided by the circuit simulator Simulation Program with Integrated Circuit Emphasis offer the most accurate behavior of electronic circuits and systems. However, those models as well as the program that performs the device characterization are not available for researchers who need to have access to a mathematical description to perform optimization and verification of circuits. Consequently, we need to automatically generate analog circuits mathematical models and provide means to change their model parameters and verify their effects. In this report we present a tool for modeling and analysis of analog circuit implemented in MATLAB Object Oriented. This tool takes as input a Netlist file and generates a circuit object that contains all the circuit elements, their attributes and their connectivity. This circuit object together with a set of library Mfiles that model devices and some user defined parameters and constraints are input to an equations formulation step that implements Modified Nodal Analysis formulation and generates MATLAB Mfiles, used for different circuit analysis. We show the application of our proposed tool on a Differential Amplifier and a Rambus ring oscillator. Key words : SPICE, Modified Nodal Analysis, Ordinary Differential Equation 1

2 Table of Contents 1 Introduction 3 2 Tool Description Circuit Object Generation Class Circuit Parser Implementation Flat Circuit Object Generation MNA Object Generation DC Analysis Preparation AC Analysis Preparation Class MNA Modified Nodal Analysis Implementation Equations Generation DC Equations Differential Algebraic Equation Transfer Function Applications Rambus Ring Oscillator Differential amplifier Conclusions 20 References 21 2

3 1 Introduction SPICE [4](Simulation Program with Integrated Circuit Emphasis) is the industrystandard way to model and verify circuit operation at the transistor level before manufacturing an integrated circuit. The models of individual device components, algebraic and differential equations that describe analog circuit behavior, are hard coded into the SPICE tool. In fact, analog circuits mathematical model are just a set of Differential Algebraic Equation (DAE) that can be transformed using certain techniques to Ordinary Differential Equations (ODE). The DC, transient, frequency or whatever type of analysis of these circuits consist in applying numerical methods to the set of equations. In this work a tool for modeling and analysis of analog circuit implemented in Matlab Object Oriented (MOO) [3] is described. The tool parses Netlist file, recognizes circuit components and generates a set of Ordinary Differential Equations through the application of Modified Nodal Analysis (MNA) [2]. In section 2 we illustrate our proposed methodology and we give an overview about the parser that creates a circuit object out of a SPICE Netlist file. Then, we detail the class MNA that is responsible for the generation of the mathematical models of the circuit in different domains. Finally, we provide the form of equations that we generate. In section 3 we show our experimental results on a Differential Amplifier [5], a Rambus ring oscillator [6] and in section 4 we present our conclusions. 2 Tool Description Figure 1 provides the main components of the proposed tool. The necessary steps to generate the circuit models are : Circuit object generation : it consists in reading the Netlist file content, recognizing the SPICE syntax (composed of elements and sub-circuits) and generating a compact version of the circuit object that is structurally equivalent to the Netlist description. After that, a flat circuit object is generated using the flattening function. MNA object generation : this step modifies the flat circuit object to generate the equivalent object for each type of analysis (DC, AC, noise analysis). The modified flat circuit object is input to the generation of MNA object that implements MNA formulation and generates the MNA object. Equation generation : this part takes the MNA object and generates MATLAB Mfiles containing the mathematical models, taht can be used for different circuit analysis. 2.1 Circuit Object Generation Class Circuit 3

4 Circuit Netlist Parsing Circuit Object Flattening Flat Circuit Object Class Cicuit Generation Preparation for DC Analysis Circuit Object prepared for DC Analysis Generation of MNA Object Preparation for AC Analysis Circuit Object prepared for AC Analysis Adding noise sources Circuit Object prepared for noise Analysis Class MNA Generation MNA Object for DC Analysis MNA object MNA Object for AC Analysis MNA Object for noise Analysis DC equations Generation F( x) = 0 ODEs Generation Transfer Function Generation Transfer Function Generation x & = f ( x, t ) H (s) H (s) Generation of Equations Fig. 1: Proposed tool functionalities The class circuit (Figure 2) is a MOO class used to define circuit, sub-circuits and elements objects as they share the same properties defined as follows : Name : This field contains the name of the circuit written in the first line of the input file. Node : This field is a cell array that contains the node of the circuit. Component : This field is a cell array of objects of type circuit. This property is empty in case of elements. Parameter : This field is a cell array that can include parameter of nonlinear components, parameter analysis, characteristic values, physical characteristics, the current model name, list of dependent sources parameters... 4

5 classdef circuit properties name node parameter component end methods function CIRCUIT=circuit(Netlist) end end end Parser Implementation Fig. 2: Class circuit definition The parser is a part of the circuit class constructor that reads the input netlist and outputs an object of type circuit, that we detail its property in the previous section. Netlist Statements line Subcircuit Definition GetSubcircuitComponent Elementary component GetElement Subcircuit call Independent voltage or current source Mosfet Diode... R,L,C GetX GetCV GetD GetM GetComponent Fig. 3: Parser function Figure 3 shows a description of the parser implementation. We have 5 types of processus for different circuit components as they are uniquely defined according to the SPICE syntax. In the following subsections we detail the get element functions GetElement function If the element encountering during the the parsing of the Netlist line statement is an elementary component that is different of a subcircuit definition, then the function GetElement refers to the Get element functions described in the following subsections GetComponent function In case of a resistor, an inductor or a capacitor, we can notice that their syntax in 5

6 SPICE is similar that is why a single function GetComponent deals with those type of element. The name of the element is stored in the name property. Both nodes n1 and n2 are placed in the node property. The characteristic value is placed in the parameter cell field of the component. [name n1 n2 value] R,L,C GetM function In case of a transistor, the function GetM stores the name of the Mosfet and its nodes respectively in the name and node property of the component. The property parameter is filled in with the name of the Mosfet model and all parameters name and value. [Mxxx nd ng ns nb mname L=length W=width AD=val AS=val PD=val PS=val ] M GetD function The function GeD puts the name and node of the diode respectively in the name and node property and puts the diode model name reference in the parameter cell filed of the diode component. The property parameter involves parameters name and value of the diode model. [Dxxx nplus nminus mname ] D GetCV function The GetCV function deals with independent sources : AC, DC, transient and mixed sources. The source name and node are stored in their respective properties. The cell parameter property is filled depending on the type of the source. We can find in it the DC source value, the transient source function and the magnitude and phase of the AC source. [name n+ n- DC= dcval tranfun AC=acmag acphase ] I,V GetCCVS, GetCCVS, GetCCVS, GetVCVS functions The function GetCCVS is called to treat polynomial and linear type of current controlled voltage source. For both types of CCVS, the GetCCVS function puts the connecting node and name of the controlled source in the name and node property of the component and determines whether it is a linear or polynomial one. In case of a linear CCVS, the function puts in the parameter cell, the name of voltage sources, through which controlling current flows and the transresistance which is the current-tovoltage conversion factor. In case of a polynomial CCVS, the function first determines the number of polynomial dimensions that represents the number of the controlling variables of the source and fills it in the parameter cell property. Then the names of voltage sources, through which controlling current flows, as well as the polynomial coefficient are stored in the parameter cell. [Hxxx n+ n- CCVS vn1 transresistance ] CCVS In case of a voltage controlled voltage source, the function GetElement refers to the GetVCVS function that works similarly to the GetCCVS as well as the treatment of 6

7 current controlled current source which is made by the GetCCCS function and Voltage Controlled Current Source done by the GetVCCS function. The difference between those functions consists in the way the MATLAB cell parameter is filled. [Exxx n+ n- VCVS in+ in- gain ] VCVS [Fxxx n+ n- CCCS vn1 gain ] CCCS [Gxxx n+ n- VCCS in+ in- transconductance ] VCCS GetSubcircuit function The GetSubcircuit function puts the element name of the subcircuit in the name property as well as nodes and then stores the name of the subcircuit in the MATLAB cell parameter property. [X n1 n2 n3... SubcircuitName ] GetSubcircuitComponent function Once the parsing of elementary component is finished, the constructor of the class object analyzes the input file to browse for the definition statements of subcircuits already referenced in the netlist. For each subcircuit definition, the parser calls the GetSubcircuitComponent function that creates for every subcircuit a component of type circuit. The function puts the subcircuit name and node respectively in the name and node property and then calls recursively the function GetElement which parses the subcircuit definition, collects component, which can be element or subcircuit, and stores them in the MATLAB cell component. There is no limit to the size or complexity of subcircuits, and subcircuits may contain other subcircuits. After creating the subcircuit component, the GetSubcircuitComponent function stores the object in the cell component of the circuit object..subckt SubName n1 n2 n3... circuit element lines ĖNDS Finally, the parser analyzes the netlist file to recognize all parameters concerning the predefined models and the types of the circuit analysis that we want to perform Flat Circuit Object Generation The function ExpandSubcircuit is applied to the circuit object in order to produce a flat one before proceeding with equation set up. This method instantiates subcircuit elements and insert them wherever the subcircuit is referenced. 2.2 MNA Object Generation DC Analysis Preparation The function DCPreparation prepares the circuit for DC analysis, we disable all the dynamic elements of the circuit object. So, we replace a capacitor by an open circuit 7

8 Compact Circuit Object ExpandSubcircuit Number of subcircuit 0 Flat Circuit Object Fig. 4: Flattening process (large resistor) since at DC, dv dv dt = 0, so that i = C dt = 0 and inductors are replaced by a short circuit because, at DC, dt di di = 0, so that v = L dt = 0. In term of implementation, to prepare the circuit object for DC analysis, is called AC Analysis Preparation Each non linear component of the circuit object is replaced by it s small-signal model around the operating point determined by the DC Analysis. This is accomplished by the function ACPreparation. First, this function parses the cell component and replaces each DC independent voltage source by a short circuit and each current source by an open circuit. Then, it replaces each component corresponding to a diode by a linear voltage controlled current source component whose transresistance is the first term of the linearization expression of the pn-diode element equation. Finally, it replaces each Mosfet component by it s small signal model Class MNA The general form of the MNA equations for linear and non linear circuits is : C d x + Y x + w (x) = Z (t) dt (1) x (0) = x 0 Consequently, the MNA class is composed of 3 properties Y, C, and Z. The matrix w is taken into consideration during the generation of the equations. This class has a singular constructor which takes the circuit object and constructs MNA matrices. The following sections detail the implementation of the parser and the Modified Nodal Analysis method. 8

9 2.2.4 Modified Nodal Analysis Implementation The class MNA has 3 properties : The matrix Y,C and the matrix Z. Each of them will be created by combining several individual sub-matrices. The constructor of the MNA class takes as input the circuit object and generates an MNA object corresponding to this circuit. The first step is to calculate the number of nodes n and the number of independent voltage source m to determine matrices size. Flat circuit object MNA class constructor MNA object Fig. 5: Generation process of MNA object In this section we detail each step performed to construct the MNA object from a flat circuit object (Figure 5) Construction of the Y matrix For resistive circuit, the property Y is (m + n) (m + n) and a combination of 4 matrices G, B, E and D (Figure 6). n m n G B E D m Fig. 6: Matrix Y composition for resistive circuit The conductance matrix G : is nxn and determined by the interconnections between the passive circuit elements (resistors) The B matrix : is nxm and determined by the connection of the voltage sources The E matrix : is mxn and is the transpose of the B matrix The D matrix : is mxm and contains only zero 9

10 Construction of the G matrix The G matrix is the conductance matrix which is the output of the function ConstructG. The function ConstructG initializes to zero the G matrix, then parses the cell component and for each resistor element, it calculates its conductance value. According to its nodes connections, it replaces the conductance value into the G matrix. In other words, the G matrix is formed according two rules : Each element in the diagonal matrix is equal to the sum of the conductance (one over the resistance) of each element connected to the corresponding node. So the first diagonal element is the sum of conductances connected to node 1, the second diagonal element is the sum of conductance s connected to node 2, and so on. The off diagonal elements are the negative conductance of the element connected to the pair of corresponding node. For example if the property node of the element contains 1 and 2, the resistor value goes into the G matrix at location (1,2) and locations (2,1). If an element is grounded, it will contribute only to one entry in the G matrix diagonal. If it is ungrounded (if both nodes are different from zero), it will contribute to four entries in the matrix, two diagonal entries (corresponding to the two nodes) and two off-diagonal entries Construction of the B matrix The B matrix is the output of the function CostructB. It s is an nxm matrix with only 0, 1 and -1 elements where n is the number of node and m the number of independent voltage source in the circuit object. Each location in the matrix corresponds to a particular independent voltage source element (first dimension) or a node (second dimension). If the first element of the node property, which is the positive terminal, corresponding to the ith independent voltage source component is connected to node k, then the element (i,k) in the B matrix is a 1. If the first element of the node property, which is the negative terminal, of the ith independent voltage source component is connected to node k, then the element (i,k) in the B matrix is a -1. Otherwise, elements of the B matrix are zero. If a voltage source is ungrounded, it will have two elements in the B matrix (a 1 and a -1 in the same column). If it is grounded it will only have one element in the matrix Construction of the E matrix The E matrix is the output of the function CostructE. It s is an mxn matrix with only 0, 1 and -1 elements where m is the number of independent source of voltage and n the number of node in the object circuit. The E matrix is the transpose of the B matrix Construction of the D matrix The D matrix is the output of the function CostructD. It s an mxm matrix that is composed entirely of zeros and where m is the number of independent voltage source. 10

11 Once the matrix Y is constructed, it will be updated according to the type of element present in the object cell component. If the cell component of the circuit object contains inductor, the function CaseInductor adds the element stamps corresponding to inductor into the Y matrix. Finally, if the cell component includes a dependent source element, a function is called for each type of controlled source to add the element stamp corresponding Construction of the Z Matrix The next step is to construct the Z vector. This is accomplished by the function ConstructZ. The Z matrix holds with independent voltage and current sources component and is developed as the combination of 2 smaller matrices I and V. The Z vector is (m+n) 1 where n is the number of nodes, and m is the number of independent voltage sources component. The I matrix is nx1 and contains the sum of the currents through the passive elements into the corresponding node (either zero, or the sum of independent current sources) Construction of the V Matrix The V matrix is mx1 and holds the values of the independent voltage sources which are stored in the parameter property. Each element of the V matrix is equal in value to the corresponding independent voltage source Construction of the I Matrix Each element of the I matrix corresponds to a particular node. The value of each element of I is determined by the sum of current sources into the corresponding node. If there are no current sources connected to the node, the value is zero. Once the Z matrix is constructed it will be updated whenever an element stamps is added to the Y matrix Construction of the C Matrix The final step consist in constructing the C matrix that stores all capacitor and inductor values. The function ConstrutC initializes to zero the C matrix, then parses the cell component and for each capacitor element it replaces the capacitor value into the C matrix according to the node property of the capacitor. The C matrix is formed according two rules : Each element in the diagonal matrix is equal to the sum of the capacitor value and the negative inductor value of each capacitor or inductor element connected to the corresponding node. So the first diagonal element is the sum of capacitor value and the negative inductor value connected to node 1, the second diagonal element is the sum of capacitor value and the negative inductor value connected to node 2, and so on. 11

12 The off diagonal elements are the negative capacitor value of the capacitor element connected to the pair of corresponding node. For example if the property node of the element contains 1 and 2, the capacitor value goes into the C matrix at location (1,2) and locations (2,1). If an element is grounded, it will only have contribute to one entry in the C matrix, at the appropriate location on the diagonal. If it is ungrounded (if both nodes are different from zero) it will contribute to four entries in the matrix, two diagonal entries (corresponding to the two nodes) and two off-diagonal entries Modified Nodal Analysis for AC Analysis If the user want to perform AC Analysis, the object created from the circuit object is called mna laplace and has two properties which are A and Z matrices. In this case, the A matrix is constructed in a different form of what we describe before. This difference is in the way we generate the G matrix. The G matrix will not only contain the resistor values but also the complex impedance of capacitor and inductor element stored in the cell component. The complex impedance are placed in the G matrix in the same way it was done for resistor. The complex impedance of a resistor, capacitor and inductor are respectively : 2.3 Equations Generation DC Equations Z R = R Z C = 1 sc = j wc Z L = sl = jwl When intending to run any type of DC Analysis, and before being able to set up the MNA equations seen above, the circuit object generated by the parser is prepared for running DC analysis. This circuit object is the input of the MNA class constructor. The general nonlinear MNA system for DC analysis as given in equation 2 : Y x + w (x) = Z (2) Therefore, the MNA object generated from the circuit object prepared for DC analysis involves the matrices Y and Z as properties. This MNA object is the input of the function GenerateDCequation which generates a MATLAB file containing DC equations as given in equation 3: F = 0 (3) F = Y x + w (x) Z The matrix w, containing the non linear model of the current crossing non linear element, is taken into consideration while writing the equation in the MATLAB file. 12

13 2.3.2 Differential Algebraic Equation If the user of the tool want to perform transient analysis, the circuit object created by the parser is the input of the MNA constructor. The general dynamic nonlinear MNA system as given in equation 4: C dx dt + Y x + w (x) = Z(t) (4) The MNA object created contains as property the matrices Y, C and Z. The function GenerateODE creates a MATLAB file containing the Ordinary Differential Equation as given in equation 5: ẋ = f (x, t) (5) f (x, t) = C 1 (Z (t) Ax w (x)) Transfer Function After preparing the circuit object for AC analysis, the constructor of the MNA generates from the circuit object an MNA object. The general MNA system for AC analysis as given in equation 6: Ax = Z (6) Where : A = (Y + sc) (7) The circuit is solved by a simple matrix manipulation as: x = A 1 Z (8) 13

14 3 Applications In this section, we present experimental results for a Rambus Ring-Oscillator [6], and a differential amplifier [5]. 3.1 Rambus Ring Oscillator In this section, we consider a Rambus ring oscillator made with an even number of stages (n=4), as shown in Figure 7. Each stage has two forward (labeled fwd) inverters connected by a pair of cross-coupling (labeled cc) inverters. Each inverter is single ended and is composed of a cascaded n-channel and p-channel transistors and a capacitance C connected to their drains. The oscillating conditions depend on the transistors sizes and the inial conditions[6]. fwd fwd fwd fwd x(1) x(2) x(3) x(4) cc cc cc x(5) x(6) x(7) x(8) fwd fwd fwd fwd Fig. 7: Rambus Ring-Oscillator Figure 8 shows the SPICE netlist file of the rambus ring oscillator. 14

15 ***Rambus Ring Oscillator*** VDD 9 0 DC=1.0 XI8 4 7 INV_CC_G1 XI9 2 6 INV_CC_G1 XI INV_CC_G1 XI INV_CC_G1 XI INV_CC_G1 XI INV_CC_G1 XI INV_CC_G1 XI INV_CC_G1 XI7 1 8 INV_FWD_G2 XI6 2 1 INV_FWD_G2 XI5 4 2 INV_FWD_G2 XI4 3 4 INV_FWD_G2 XI3 5 3 INV_FWD_G2 XI2 6 5 INV_FWD_G2 XI1 7 6 INV_FWD_G2 XI0 8 7 INV_FWD_G2.SUBCKT INV_FWD_G2 IN OUT C0 OUT 0 1e-12 M1 OUT IN 9 9 CMOSP L=100e-9 W= E-06 MULTI=1.0 M=1.0 M0 OUT IN 0 0 CMOSN L=100e-9 W= E-06 MULTI=1.0 M=1.0.ENDS INV_FWD_G2.SUBCKT INV_CC_G1 IN OUT M1 OUT IN 0 0 CMOSN L=100e-9 W= E-06 MULTI=1.0 M=1.0 AD=46E-15 M0 OUT IN 9 9 CMOSP L=100e-9 W= E-06 MULTI=1.0 M=1.0.ENDS INV_CC_G1.END Fig. 8: Circuit description of a rambus ring oscillator Rambus ring oscillator Transient response The differential model of the Rambus ring oscillator is given in Figure 9. However, the time integration of these model requires the specification of the initial condition x(0) = IC, and leads to the transient behavior shown in Figure 10. Where x is the vector of voltages at the output of each inverter, gnd is the ground voltage, V DD = 1.8 is the power supply voltage, fn are functions that model the n, p- channel transistor current based on their gate, drain and source voltages as well as their sizes. The user may use different trannsistor models or may change the transistor sizes and parameters by changing the MATLAB Mfile fn modeling the behavior of the n and p channel transistors. 15

16 function xdot=ode_rambus(t,x) %%xdot is the derevative of the vector,x %%x(1),is the voltage at the node,1 %%x(2),is the voltage at the node,2 %%x(3),is the voltage at the node,3 %%x(4),is the voltage at the node,4 %%x(5),is the voltage at the node,5 %%x(6),is the voltage at the node,6 %%x(7),is the voltage at the node,7 %%x(8),is the voltage at the node,8 %%x(10),is the current through the voltage source,vdd xdot(1)=1/1e-012*(-fn(x(5),x(1),gnd,gnd,1, P)-fn(x(5),x(1),VDD,VDD,-1, P )-fn(x(2),x(1),vdd,vdd,-1, P )- fn(x(2),x(1),gnd,gnd,1, P )); xdot(2)=1/1e-012*(-fn(x(6),x(2),gnd,gnd,1, P )-fn(x(6),x(2),vdd,vdd,-1, P )-fn(x(4),x(2),vdd,vdd,-1, P )- fn(x(4),x(2),gnd,gnd,1, P )); xdot(3)=1/1e-012*(-fn(x(8),x(3),gnd,gnd,1, P )-fn(x(8),x(3),vdd,vdd,-1, P )-fn(x(5),x(3),vdd,vdd,-1, P )- fn(x(5),x(3),gnd,gnd,1, P )); xdot(4)=1/1e-012*(-fn(x(7),x(4),gnd,gnd,1, P )-fn(x(7),x(4),vdd,vdd,-1, P )-fn(x(3),x(4),vdd,vdd,-1, P )- fn(x(3),x(4),gnd,gnd,1, P )); xdot(5)=1/1e-012*(-fn(x(1),x(5),gnd,gnd,1, P )-fn(x(1),x(5),vdd,vdd,-1, P )-fn(x(6),x(5),vdd,vdd,-1, P )- fun_mos(x(6),x(5),gnd,gnd,1, P )); xdot(6)=1/1e-012*(-fn(x(2),x(6),gnd,gnd,1, P )-fn(x(2),x(6),vdd,vdd,-1, P )-fn(x(7),x(6),vdd,vdd,-1, P )- fun_mos(x(7),x(6),gnd,gnd,1, P )); xdot(7)=1/1e-012*(-fn(x(4),x(7),gnd,gnd,1, P )-fn(x(4),x(7),vdd,vdd,-1, P )-fn(x(8),x(7),vdd,vdd,-1, P )- fun_mos(x(8),x(7),gnd,gnd,1, P )); xdot(8)=1/1e-012*(-fn(x(3),x(8),gnd,gnd,1, P )-fn(x(3),x(8),vdd,vdd,-1, P )-fn(x(1),x(8),vdd,vdd,-1, P )- fun_mos(x(1),x(8),gnd,gnd,1, P )); xdot(9)=0; xdot=xdot(:); Fig. 9: Rambus ring oscillator ODE s x(1)..x(8) [V] Time [s] x Differential amplifier Fig. 10: Rambus ring oscillator transient response In this section, we consider the differential amplifier circuit shown in Figure 11. It consists of a differential pair and a current mirror. The differential pair uses n-channel transistors and load resistors r1 and r2. The current mirror is composed of an ideal DC current source of 60uA and two NMOS transistors used to define the amount of current that flows into the two branches of the differential pair. The differential input 16

17 vdd=1.8v Idc=60uA c1=47.8ff vop vip + - r1=12k Ω r2=12k Ω w=4.4um l=200nm von vin + - c2=47.8ff w=100um l=4.5um Fig. 11: CMOS Differential Amplifier (vid = vip-vin) is applied between the gate terminals of the differential pair transistors which have the same size and properties. Their drains are connected to the capacitors c1 and c2. The netlist file of this circuit is shown in Figure 12. ***CMOS Differential Amplifier*** R1 VDD! VON 12E3 R2 VDD! VOP 12E3 I1 VDD! NET21 DC=60E-6 C1 VON VSS 4.780e-14 M=1.0 C2 VOP VSS 4.780e-14 M=1.0 M1 NET21 NET21 VSS VSS CMOSN L=4.5E-6 W=100E-6 AD= E-11 +AS= E-11 PD= E-04 PS= E-04 NRD= E-03 +NRS= E-03 M=1.0 M2 VOP VIP VTAIL VSS CMOSN L=200E-9 W=4.4E-6 AD= E-12 +AS= E-12 PD= E-06 PS= E-06 NRD= E-02 +NRS= E-02 M=1.0 M3 VTAIL NET21 VSS VSS CMOSN L=4.5E-6 W=100E-6 AD= E-11 +AS= E-11 PD= E-04 PS= E-04 NRD= E-03 +NRS= E-03 M=1.0 M4 VON VIN VTAIL VSS CMOSN L=200E-9 W=4.4E-6 AD= E-12 +AS= E-12 PD= E-06 PS= E-06 NRD= E-02 +NRS= E-02 M=1.0 V1 VIN VSS AC 1.0 SIN E-6 10E9 V2 VIP VSS AC 1.0 SIN E-6 10E9 V0 VDD! VSS DC=1.8.END Fig. 12: SPICE Netlist file of a CMOS differential pair DC, transient and frequency responses of the differential amplifier The DC characteristics of the differential amplifier are shown in Figure 11. The input differential voltage (vid) varies between -1.8 and +1.8 volts. The output differential voltage (vod = vop - von) varies between -0.4 and 0.4 volts and the regions where one 17

18 of the MOSFET is in saturation region and both the transistors are in non-saturation region are clearly seen. The netlist file of this circuit, algebraic equations for DC response, DAEs for the transient response, and the transfer function for the frequency response of the differential amplifier generated by our tool can be found in [?] vop von [V] vip vin [V] Fig. 13: DC transfer characteristic of the differential amplifier function xdot=ode(t,x) %%xdot is the derevative of the vector,x %%x(1),is the voltage at the node,1 %%x(2),is the voltage at the node,2 %%x(3),is the voltage at the node,3 %%x(4),is the voltage at the node,4 %%x(5),is the voltage at the node,5 %%x(6),is the voltage at the node,6 %%x(7),is the voltage at the node,7 %%x(8),is the current through the voltage source,vdd %%x(9),is the current through the voltage source,vin %%x(10),is the current through the voltage source,vinp xdot(1)=0; xdot(2)=1/4.78e-014*(-(8.3333e-005)*x(2)-( e-005)*x(4)-fn(x(1),x(2),x(3),0,1, P )); xdot(3)=0; xdot(4)=0; xdot(5)=0; xdot(6)=1/4.78e-014*(-( e-005)*x(4)-(8.3333e-005)*x(6)-fn(x(7),x(6),x(3),0,1, P )); xdot(7)=0; xdot(8)=0; xdot(9)=0; xdot(10)=0; xdot=xdot(:); Fig. 14: Ordinary Differential Equations of the differential amplifier Where x is the vector of voltages at each node and fn is a function that models current of the transistor. Figure 15 shows the transient time response of the differential amplifier. The differential input vid is a one volt peak-to-peak sinusoidal signal. The signal traces show 18

19 both the initial transient region and the final steady state transient response of the differential amplifier. Moreover, we observe that the differential output signal vod is out of phase with the differential input and has a gain of 1.52 V/V vid=vip vin vod=vop von vid,vod [V] Time [s] x 10 7 Fig. 15: Transient response of the the differential amplifier Figure 16 shows the frequency response of the differential amplifier. The top graph shows the magnitude response and the bottom graph shows the phase response. Bode Diagram Magnitude (db) Phase (deg) Frequency 10(rad/sec) Fig. 16: Frequency response of the differential amplifier 19

20 4 Conclusions In this report, we have described a Tool for Modeling and Analysis of Electronic Circuits and Systems that takes as input a SPICE Netlist file containing circuit features, information and structures and generates a mathematical description of analog circuit resulting from applying Kirchhoff s law and Branch Equations on the circuit, and modeling the current across non linear element such as Mosfet and Diode. Those analog circuit models are generated using a nonlinear set of equations formulation step based on MNA. We demonstrated the capabilities of our tool on two different circuits: a differential amplifier and a Rambus ring oscillator. Moreover, our tool can easily be integrated within a more larger set of tools already existing in MOO inside the host research laboratory or with existing public and commercial layout design and simulation tools such as Cadence Virtuoso, Synopsis HSPICE, Magic and Alliance. Besides, mathematical model generated by the tool can be of greater interest for any verification methodology such as noise analysis, model order reduction and process variation. 20

21 References [1] M. R. Greenstreet. Verifying vlsi circuits. In ATVA 09, pages 1 20, [2] F. N. Najm, Circuit Simulation, John Wiley & Sons, Inc., publication, [3] Object-Oriented Programming in MATLAB, October [4] HSPICE Simulation and Analysis User Guide, SYNOPSYS, October sa.pdf. [5] B. Razavi. Design of Analog CMOS Integrated Circuits. McGraw Hill, [6] M. R. Greenstreet. Verifying vlsi circuits. In ATVA 09, pages 1 20,

Analog Simulation. Digital simulation. Analog simulation. discrete values. discrete timing. continuous values. continuous timing

Analog Simulation. Digital simulation. Analog simulation. discrete values. discrete timing. continuous values. continuous timing Analog Simulation Digital simulation discrete values bit, boolean, enumerated, integer exception - floating point discrete timing cycle based - uniform time intervals event based - nonuniform time intervals

More information

Model Order Reduction using SPICE Simulation Traces. Technical Report

Model Order Reduction using SPICE Simulation Traces. Technical Report Model Order Reduction using SPICE Simulation Traces Paul Winkler, Henda Aridhi, and Sofiène Tahar Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada pauwink@web.de,

More information

Automatic Formulation of Circuit Equations

Automatic Formulation of Circuit Equations ECE 570 Session 3 IC 752-E Computer Aided Engineering for Integrated Circuits Automatic Formulation of Circuit Equations Objective: Basics of computer aided analysis/simulation Outline:. Discussion of

More information

Integrating Circuit Simulation with EIT FEM Models

Integrating Circuit Simulation with EIT FEM Models Integrating Circuit Simulation with EIT FEM Models Alistair Boyle and Andy Adler University of Ottawa Carleton University Ottawa, Canada EIT2018, June 11 13, 2018 Circuits and FEM + Step 1: forward solution

More information

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng Parallel VLSI CAD Algorithms Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5900spring2012.html

More information

ECE 546 Lecture 16 MNA and SPICE

ECE 546 Lecture 16 MNA and SPICE ECE 546 Lecture 16 MNA and SPICE Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Nodal Analysis The Node oltage method

More information

ECE 497 JS Lecture - 11 Modeling Devices for SI

ECE 497 JS Lecture - 11 Modeling Devices for SI ECE 497 JS Lecture 11 Modeling Devices for SI Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday Feb 26 th NO CLASS Tuesday

More information

E2.2 Analogue Electronics

E2.2 Analogue Electronics E2.2 Analogue Electronics Instructor : Christos Papavassiliou Office, email : EE 915, c.papavas@imperial.ac.uk Lectures : Monday 2pm, room 408 (weeks 2-11) Thursday 3pm, room 509 (weeks 4-11) Problem,

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two

More information

Topic 4. The CMOS Inverter

Topic 4. The CMOS Inverter Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Determining the Existence of DC Operating Points in Circuits

Determining the Existence of DC Operating Points in Circuits Determining the Existence of DC Operating Points in Circuits Mohamed Zaki Department of Computer Science, University of British Columbia Joint work with Ian Mitchell and Mark Greenstreet Nov 23 nd, 2009

More information

Lecture 12 CMOS Delay & Transient Response

Lecture 12 CMOS Delay & Transient Response EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology

More information

SOME USEFUL NETWORK THEOREMS

SOME USEFUL NETWORK THEOREMS APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

THE INVERTER. Inverter

THE INVERTER. Inverter THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

E8-262: Basics of Circuit Simulation/SPICE. Lecture: 4+5

E8-262: Basics of Circuit Simulation/SPICE. Lecture: 4+5 E8-262: Basics of Circuit Simulation/SPICE Lecture: 4+5 Module 1: Electrical Challenges in High-Speed CPS Types of packages and PCBs Packaging Trends Review of Electromagnetic and Circuit basics Signal

More information

MOSFET and CMOS Gate. Copy Right by Wentai Liu

MOSFET and CMOS Gate. Copy Right by Wentai Liu MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16] Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

BFF1303: ELECTRICAL / ELECTRONICS ENGINEERING

BFF1303: ELECTRICAL / ELECTRONICS ENGINEERING BFF1303: ELECTRICAL / ELECTRONICS ENGINEERING Introduction Ismail Mohd Khairuddin, Zulkifil Md Yusof Faculty of Manufacturing Engineering Universiti Malaysia Pahang Introduction BFF1303 ELECTRICAL/ELECTRONICS

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company Basic C m ш ircuit Theory Charles A. Desoer and Ernest S. Kuh Department of Electrical Engineering and Computer Sciences University of California, Berkeley McGraw-Hill Book Company New York St. Louis San

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

ENGG 225. David Ng. Winter January 9, Circuits, Currents, and Voltages... 5

ENGG 225. David Ng. Winter January 9, Circuits, Currents, and Voltages... 5 ENGG 225 David Ng Winter 2017 Contents 1 January 9, 2017 5 1.1 Circuits, Currents, and Voltages.................... 5 2 January 11, 2017 6 2.1 Ideal Basic Circuit Elements....................... 6 3 January

More information

EE247 Analog-Digital Interface Integrated Circuits

EE247 Analog-Digital Interface Integrated Circuits EE247 Analog-Digital Interface Integrated Circuits Fall 200 Name: Zhaoyi Kang SID: 22074 ******************************************************************************* EE247 Analog-Digital Interface Integrated

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson Chapter 2 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 2 Objectives Understand symbols and behavior of the following circuit elements: Independent voltage and current sources; Dependent voltage and

More information

Power Consumption in CMOS CONCORDIA VLSI DESIGN LAB

Power Consumption in CMOS CONCORDIA VLSI DESIGN LAB Power Consumption in CMOS 1 Power Dissipation in CMOS Two Components contribute to the power dissipation:» Static Power Dissipation Leakage current Sub-threshold current» Dynamic Power Dissipation Short

More information

ECE251 VLSI System Design Spring Homework 1. Jinfeng Liu

ECE251 VLSI System Design Spring Homework 1. Jinfeng Liu ECE251 VLSI System Design Spring 2000 Homework 1 Jinfeng Liu 65547013 05/27/2000 Problem 1: Procedure of solutions 1. Determine β n β n = An * C L / t df Ar = 1 2n (1 n) ln (2(1 n) V 0) 0) Vdd(1 n) V [

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

More information

ET3-7: Modelling II(V) Electrical, Mechanical and Thermal Systems

ET3-7: Modelling II(V) Electrical, Mechanical and Thermal Systems ET3-7: Modelling II(V) Electrical, Mechanical and Thermal Systems Agenda of the Day 1. Resume of lesson I 2. Basic system models. 3. Models of basic electrical system elements 4. Application of Matlab/Simulink

More information

Digital Integrated Circuits

Digital Integrated Circuits Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Short-circuit current The CMOS inverter :

More information

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast

More information

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34)

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) NOTE: FOR NUMERICAL PROBLEMS FOR ALL UNITS EXCEPT UNIT 5 REFER THE E-BOOK ENGINEERING CIRCUIT ANALYSIS, 7 th EDITION HAYT AND KIMMERLY. PAGE NUMBERS OF

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your

More information

Piecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions

Piecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions 1 Piecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions Chunyan Wang Abstract A piecewise nonlinear approach to the nonlinear circuit design has been proposed in this

More information

Lecture 4: DC & Transient Response

Lecture 4: DC & Transient Response Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide

More information

DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr. DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Lecture #3. Review: Power

Lecture #3. Review: Power Lecture #3 OUTLINE Power calculations Circuit elements Voltage and current sources Electrical resistance (Ohm s law) Kirchhoff s laws Reading Chapter 2 Lecture 3, Slide 1 Review: Power If an element is

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor

More information

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers 6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers Michael Perrott Massachusetts Institute of Technology March 8, 2005 Copyright 2005 by Michael H. Perrott Notation for Mean,

More information

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29]

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29] M. C. Escher: Waterfall 18/9/2015 [tsl425 1/29] Direct Current Circuit Consider a wire with resistance R = ρl/a connected to a battery. Resistor rule: In the direction of I across a resistor with resistance

More information

SYMBOLIC ANALYSIS OF LINEAR ELECTRIC CIRCUITS

SYMBOLIC ANALYSIS OF LINEAR ELECTRIC CIRCUITS SYMBOLIC ANALYSIS OF LINEAR ELECTRIC CIRCUITS I. Tomčíová Technical university in Košice, Slovaia Abstract In present days there exist lots of programs such as PSPICE, TINA, which enable to solve circuits

More information

Symbolic Model Reduction for Linear and Nonlinear DAEs

Symbolic Model Reduction for Linear and Nonlinear DAEs Symbolic Model Reduction for Linear and Nonlinear DAEs Symposium on Recent Advances in MOR TU Eindhoven, The Netherlands November 23rd, 2007 Thomas Halfmann thomas.halfmann@itwm.fraunhofer.de Overview

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

EEE 421 VLSI Circuits

EEE 421 VLSI Circuits EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated

More information

BEHAVIORAL MODELING AND TRANSIENT ANALYSIS WITH ANALOG INSYDES

BEHAVIORAL MODELING AND TRANSIENT ANALYSIS WITH ANALOG INSYDES BEHAVIORAL MODELING AND TRANSIENT ANALYSIS WITH ANALOG INSYDES Thomas Halfmann, Eckhard Hennig, Manfred Thole ITWM Institut für Techno- und Wirtschaftsmathematik, Kaiserslautern, Germany {halfmann, hennig,

More information

CS 436 HCI Technology Basic Electricity/Electronics Review

CS 436 HCI Technology Basic Electricity/Electronics Review CS 436 HCI Technology Basic Electricity/Electronics Review *Copyright 1997-2008, Perry R. Cook, Princeton University August 27, 2008 1 Basic Quantities and Units 1.1 Charge Number of electrons or units

More information

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e Transform methods Some of the different forms of a signal, obtained by transformations, are shown in the figure. X(s) X(t) L - L F - F jw s s jw X(jw) X*(t) F - F X*(jw) jwt e z jwt z e X(nT) Z - Z X(z)

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Fundamental of Electrical circuits

Fundamental of Electrical circuits Fundamental of Electrical circuits 1 Course Description: Electrical units and definitions: Voltage, current, power, energy, circuit elements: resistors, capacitors, inductors, independent and dependent

More information

Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency 3.1. The dc transformer model 3.2. Inclusion of inductor copper loss 3.3. Construction of equivalent circuit model 3.4. How to

More information

ECE 205: Intro Elec & Electr Circuits

ECE 205: Intro Elec & Electr Circuits ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide Version 1.00 Created by Charles Feng http://www.fenguin.net ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide 1 Contents 1 Introductory

More information

ENGR 2405 Class No Electric Circuits I

ENGR 2405 Class No Electric Circuits I ENGR 2405 Class No. 48056 Electric Circuits I Dr. R. Williams Ph.D. rube.williams@hccs.edu Electric Circuit An electric circuit is an interconnec9on of electrical elements Charge Charge is an electrical

More information

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit

More information

Topics to be Covered. capacitance inductance transmission lines

Topics to be Covered. capacitance inductance transmission lines Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of

More information

Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]

Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an N-Switch, the

More information

Appendix A Installing QUCS

Appendix A Installing QUCS Appendix A Installing QUCS In this appendix, we will discuss how to install QUCS [1]. Note that QUCS has a lot of components, many of which we will not use. Nevertheless, we will install all components

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

Problem info Geometry model Labelled Objects Results Nonlinear dependencies

Problem info Geometry model Labelled Objects Results Nonlinear dependencies Problem info Problem type: Transient Magnetics (integration time: 9.99999993922529E-09 s.) Geometry model class: Plane-Parallel Problem database file names: Problem: circuit.pbm Geometry: Circuit.mod Material

More information

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Apply previously learn circuit techniques to sinusoidal steady-state analysis. Learn how to apply nodal and mesh analysis in the frequency

More information

Very Large Scale Integration (VLSI)

Very Large Scale Integration (VLSI) Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay

More information

PURPOSE: See suggested breadboard configuration on following page!

PURPOSE: See suggested breadboard configuration on following page! ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

2005 AP PHYSICS C: ELECTRICITY AND MAGNETISM FREE-RESPONSE QUESTIONS

2005 AP PHYSICS C: ELECTRICITY AND MAGNETISM FREE-RESPONSE QUESTIONS 2005 AP PHYSICS C: ELECTRICITY AND MAGNETISM In the circuit shown above, resistors 1 and 2 of resistance R 1 and R 2, respectively, and an inductor of inductance L are connected to a battery of emf e and

More information

Sinusoidal Steady State Analysis (AC Analysis) Part I

Sinusoidal Steady State Analysis (AC Analysis) Part I Sinusoidal Steady State Analysis (AC Analysis) Part I Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Torsten Hauck*, Wim Teulings*, Evgenii Rudnyi ** * Freescale Semiconductor Inc. ** CADFEM GmbH Abstract In this paper we will

More information

Lecture 6: DC & Transient Response

Lecture 6: DC & Transient Response Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 8: February 9, 016 MOS Inverter: Static Characteristics Lecture Outline! Voltage Transfer Characteristic (VTC) " Static Discipline Noise Margins!

More information

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

REUNotes08-CircuitBasics May 28, 2008

REUNotes08-CircuitBasics May 28, 2008 Chapter One Circuits (... introduction here... ) 1.1 CIRCUIT BASICS Objects may possess a property known as electric charge. By convention, an electron has one negative charge ( 1) and a proton has one

More information

Basics of Network Theory (Part-I)

Basics of Network Theory (Part-I) Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]

More information

Analysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations

Analysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations Analysis of MOS Cross-Coupled C-Tank Oscillators using Short-Channel Device Equations Makram M. Mansour Mohammad M. Mansour Amit Mehrotra Berkeley Design Automation American University of Beirut University

More information

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview 407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation

More information

Problems in VLSI design

Problems in VLSI design Problems in VLSI design wire and transistor sizing signal delay in RC circuits transistor and wire sizing Elmore delay minimization via GP dominant time constant minimization via SDP placement problems

More information

(amperes) = (coulombs) (3.1) (seconds) Time varying current. (volts) =

(amperes) = (coulombs) (3.1) (seconds) Time varying current. (volts) = 3 Electrical Circuits 3. Basic Concepts Electric charge coulomb of negative change contains 624 0 8 electrons. Current ampere is a steady flow of coulomb of change pass a given point in a conductor in

More information

Integrated Circuit Design: OTA in 0.5µm Technology

Integrated Circuit Design: OTA in 0.5µm Technology Integrated Circuit Design: OTA in 0.5µm Technology Omar X. Avelar, Omar de la Mora & Diego I. Romero INTEGRATED CIRCUITS DESIGN (ESI108A) Instituto Tecnológico y de Estudios Superiores de Occidente (ITESO)

More information

ES250: Electrical Science. HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws

ES250: Electrical Science. HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws ES250: Electrical Science HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws Introduction Engineers use electric circuits to solve problems that are important to modern society, such as: 1.

More information

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Introduction and Background

Introduction and Background Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments

More information

EIT Review. Electrical Circuits DC Circuits. Lecturer: Russ Tatro. Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1

EIT Review. Electrical Circuits DC Circuits. Lecturer: Russ Tatro. Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1 EIT Review Electrical Circuits DC Circuits Lecturer: Russ Tatro Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1 Session Outline Basic Concepts Basic Laws Methods of Analysis Circuit

More information