QUANTIZATION of the transverse electron motion in the
|
|
- Rudolph Crawford
- 5 years ago
- Views:
Transcription
1 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER Effects of the Inversion Layer Centroid on MOSFET Behavior Juan A. López-Villanueva, Pedro Cartujo-Casinello, Jesus Banqueri, Member, IEEE, F. Gámiz, and Salvador Rodríguez Abstract The effects of the average inversion-layer penetration, which are termed the inversion-layer centroid, on the inversion-charge density and the gate-to-channel capacitance have been analyzed. The quantum model has been used, and a variety of data have been obtained by self-consistently solving the Poisson and Schrödinger equations. An empirical expression for the centroid position that is valid for a wide range of electrical and technological variables has been obtained and has been applied to accurately model the inversion-layer density and capacitance. I. INTRODUCTION QUANTIZATION of the transverse electron motion in the inversion layer of a metal-oxide-semiconductor (MOS) transistor has been widely studied in the last 30 years. An excellent review can be found in [1]. A remarkable consequence for MOSFET behavior is the fact that electron density does not reach its maximum at the oxide-semiconductor interface but instead inside the semiconductor, while it almost vanishes right at the interface. At first, the main interest on quantum effects focused on the two-dimensional (2-D) properties of the electron gas, which were apparent mainly at low temperatures since multisubband occupation is produced at 300 K. Nevertheless, the extension of the electron density inside the semiconductor and its effects on capacitance were noted early on by Pals, even at 300 K [2]. Two consequences of this fact that are important for device behavior are that 1) the electric potential value at the interface is greater than that predicted by the classical model and 2) when the gate voltage is varied, the main modification of electron charge at the semiconductor is produced away from the interface, thus leading to reduced capacitance and transconductance [3]. However, although quantum effects were known early on, they were not seriously considered by the modeling community until very recently, as classical models worked reasonably well with previous transistor generations. In those transistors, gate oxides were relatively thick, and therefore, most of the gate voltage drop was produced at the oxide, making the error in the interface potential to be relatively unimportant. Furthermore, the average distance of the electron density from the interface was small compared with the oxide thickness. The situation has obviously changed in modern transistor Manuscript received November 13, 1996; revised April 2, The review of this paper was arranged by Editor D. Verret. This work was supported by the CICYT of the Spanish Government under Contract TIC The authors are with the Departamento de Electrónica, Facultad de Ciencias, Granada, Spain ( jalv@gcd.ugr.es). Publisher Item Identifier S (97) generations, in which oxide thickness is comparable with the extension of the inversion layer. Inversion-layer penetration is therefore important and must be incorporated in accurate models. Quantum effects have been included in different ways. Some examples follow. 1) The classical electron density used in classical driftdiffusion simulators has been corrected in order to force it to vanish at the oxide-semiconductor interface, and suitable boundary conditions are derived [4]. 2) As energy levels below the ground subband minimum are forbidden for the electrons, an effective bandgap widening has been proposed to modify the intrinsic carrier density used in drift diffusion simulators near the semiconductor-oxide interface [5]. 3) The oxide thickness is modified by adding a constant value representing the average inversion-layer penetration [6], [7]. Flatband and threshold voltages are also modified [6]. 4) The oxide capacitance is corrected by adding a term representing the difference between the classical and quantum average penetrations, which is modeled as a function of the inversion and depletion charges [8], [9]. Nevertheless, despite increasing interest in modeling the effects of average inversion-layer penetration, there are several aspects that require further clarification, such as the correction to be applied, whether this correction is the same in current voltage characteristics and in capacitance voltage characteristics, and what the dependence of the average inversion layer on the surface potential and the doping level is, among other parameters. Some of the above questions are addressed here. To do so, a self-consistent solution of the Schrödinger and Poisson equations is obtained in a variety of conditions, and a detailed examination of the average penetration of the inversion layer into the semiconductor, which is termed the inversion-layer centroid, is performed. Some useful expressions are provided throughout the sections below. II. THE INVERSION-LAYER CENTROID To obtain the inversion-layer centroid, an accurate solution of the Poisson and Schrödinger equations is obtained within the Hartree approximation. After the first variational calculation by Stern and Howard [10], these equations were self-consistently solved in the pioneering work by Stern (and the unpublished one by Howard) [11], [12], where the most /97$ IEEE
2 1916 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997 important features of quantization were shown. Several other authors have added some improvements [13], and some of the authors of this paper developed a procedure that provided a good convergence that starts from the classical solution, even in the accumulation case at room temperature [14]. This procedure has been used as the basis for a Monte Carlo simulator of low-field transport in a quantized inversion layer, which has allowed us to accurately predict the effect of charged impurities on electron mobility [15] [17]. A complete simulator including inversion-layer quantization has also been reported by Fischetti and Laux [18]. The procedure detailed in [14] has been used here to obtain the electric potential, the inversion and depletion charges, the energy of the lowest subband minima, and the inversion-layer centroid as a function of the applied gate voltage for different doping levels and profiles and different oxide thicknesses. We chose the number of subbands considered in the calculation so that the addition of a new subband would not change the results, even in weak inversion. This is not a serious problem in our calculation as all the higher subbands are included in a three-dimensional (3-D) gas. Oxide thickness has been observed to have no significant influence on the results provided below. The electron density in the inversion layer as a function of the distance from the silicon-sio interface is shown in Fig. 1. The total electron concentration is shown as a solid line, while the electron concentrations contained in the three lowest subbands are plotted in dashed lines. Long dashed lines correspond to the two ellipsoids perpendicular to the interface in a transistor with a (100)-oriented substrate. Short dashed lines correspond to the four parallel ellipsoids. As can be observed, the total electron density has a shape similar to the electron density contained in the ground subband, although multisubband occupation causes the total electron density to widen, and the centroid of the total density is therefore different from the ground subband centroid. This similarity in shapes is the reason for the relatively good behavior of the variational expression, which was obtained by Stern and Howard by considering only occupation of the ground subband [10], even in the multisubband occupation case at room temperature, as reported by several authors [9], [19]. According to this approximation, the centroid position depends on the depletion and inversion charges as where and are the modulus of the depletion and inversion-charge densities per unit area, respectively, and is a fitting parameter. We have tested this dependence in our results and have compared it with other expressions. The most general one, due to multisubband occupation, is to assume a dependence on the effective electric field, as defined by Sabnis and Clemens [20], which is the average transverse electric field in the inversion layer, regardless of the shape of the electron density. This transverse effective electric field is given by where is the silicon permittivity. (1) (2) Fig. 1. Total electron concentration as a function of the distance from the silicon-sio 2 interface (solid line) and electron concentrations contained in the three lowest subbands (dashed lines). Long dashed lines correspond to the two ellipsoids perpendicular to the interface in a transistor with a (100)-oriented substrate. Short dashed lines correspond to the four parallel ellipsoids. Doping concentration: cm 03. Electron density per unit area: cm 02. Therefore, we can also test the suitability of the following empirical expression The result of this comparison for the best and values is shown in Fig. 2, in which the inversion-layer centroid is plotted versus the electron density per unit area. Numerical results are shown in solid lines, and the best fit obtained with (1) and (3) in the text is shown in long- and mediumdashed lines, respectively. The substrate-doping concentration is cm in Fig. 2(a), and 3 10 cm in Fig. 2(b). Approximation 3 behaves better for the lowest doping case [Fig. 2(a)], whereas for the highest doping case [Fig. 2(b)], (1) and (3) behave comparably, providing a small absolute error. Equation (1) may provide a slightly better agreement with the numerical results in this case, which can be interpreted as being a consequence of the greater confinement in the ground subband. Both the and values depend on the doping concentration. Therefore, to obtain a general expression applicable across a wide range of doping levels, we propose a more general empirical approximation given by (4) MV/cm where and are fitting parameters. We have obtained the values of these parameters that produce the best fit for doping levels ranging from cm to cm, obtaining very good agreement with the numerical results, with a maximum error of about 1%. The resulting and values show a linear dependence with the doping level in a semilogarithmic scale and can be expressed as When (5) is used in (4), the maximum error is increased to about 3% in the worst cases, which is still fairly small. In obtaining this approximation, values for the surface potential within the moderate and strong inversion regions, as defined by Tsividis [21], have been used. These regions have been cm cm nm (3) (5)
3 LÓPEZ-VILLANUEVA et al.: EFFECTS OF THE INVERSION LAYER CENTROID 1917 also tested the following expression. MV cm (6) (a) (b) Fig. 2. Inversion-layer centroid versus the electron density per unit area. Numerical results are shown in solid lines. The best fit obtained with (1), (3), and (6) in the text are shown in long-dashed lines, medium-dashed lines, and short-dashed lines, respectively. The substrate-doping concentration is (a) cm 03 and (b) cm 03. chosen since the inversion-layer centroid produces noticeable effects when is not negligible with respect to the surface potential, as explained in the next section. At the limit between the moderate and weak inversion regions, is lower than 0.5 mv in all the cases considered here. Therefore, although the average penetration of the inversion layer rapidly increases in weak inversion when the surface potential is reduced, its effect is negligible due to the exponential decrease of the inversion charge. We also show in the next section that the inversion-layer centroid effects are noticeable when (where is the oxide permittivity and is the physical oxide thickness) is not negligible versus one. These effects are thus important mainly for thin oxides. However, according to scaling rules, thin oxides must be used in transistors with high bulk doping levels so that an empirical expression specific for high doping concentrations is also interesting. One advantage of such an expression is that the dependence of parameter on the doping concentration in (4) can be obviated, thus making it applicable to a variety of doping profiles. As the values vary from 0.38 to 0.27 in the range cm to cm, the value used in (3) is a good choice in this range. Furthermore, we have analyzed the different values obtained for different doping concentrations of the silicon bulk and have observed that a dependence on approximately can also produce a reasonable good agreement in this range. Therefore, we have The silicon permittivity has been introduced here to express the charges in electric field units (in megavolts per centimeter). is a reference length acting as a fitting parameter. The curves obtained for the best value are also shown in Fig. 2 in short dashed lines. As seen in this figure, (6) provides a slightly better fit than (3). However, the great advantage of (6) is that it can be used for different doping levels and profiles and even for different bulk biases. In the range of doping concentrations considered now, we have observed that the constant value nm provides good agreement with numerical results (a higher value should be considered for lower doping levels, and a different value should in fact be chosen). Such a good agreement is shown in Fig. 3, where the inversion-layer centroid is represented versus electron density per unit area for different doping concentrations [Fig. 3(a)] and for different bulk biases [Fig. 3(b)]. Numerical results are shown in solid lines, whereas results obtained with (6) in the text, with nm, are shown in dashed lines. The substrate-doping concentration in Fig. 3(a) ranges from 10 cm (curve 1) to cm (curve 5), with the substrate biased at 0 V, whereas in Fig. 3(b),,the substratedoping concentration is kept fixed at 10 cm, and the substrate bias is changed from Vto V (from top to bottom). The maximum error is about 0.1 nm, which is comparable to the error of the numerical procedure itself as image effects and exchange-correlation effects have not been considered [22]. The validity of (6), with nm, has also been tested for nonuniform doping profiles. Fig. 4(a) shows the inversion-layer centroid versus the electron density per unit area for the two doping profiles depicted in Fig. 4(b). Numerical results are plotted in solid lines, and results obtained with (6), with nm, are shown in dashed lines. Curve 1 corresponds to a 10-nm low-doped epitaxial layer grown on a highly doped substrate plotted in short-dashed lines in Fig. 4(b), and Curve 2 corresponds to a Gaussian profile that peaked at 100 nm from the interface, which is depicted in long-dashed lines in the same figure. Good agreement can also be noted here. The strong influence of the doping level was already remarked on by Pals [2] and has been recently underscored by Arora et al. [8], who commented on the inaccuracy of simple models that propose a constant value independently of the technological variables. III. EFFECT ON THE INVERSION CHARGE DENSITY We have analyzed the effects of the centroid on the inversion charge as they have a direct effect on the I V characteristics. The influence of the inversion-layer centroid on the total band bending in the semiconductor has been recognized since the pioneering papers on the subject [2], [12]. If is the coordinate perpendicular to the interface, multiplying the Poisson equation by, and integrating it, we obtain (7)
4 1918 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997 (a) (a) Fig. 3. (b) Inversion-layer centroid versus electron density per unit area. Solid lines: numerical results. Dashed lines: results obtained with (6) in the text, with z I0 = 1:2 nm. (a) Substrate-doping concentration is (1) cm 03, (2) cm 03, (3) cm 03, (4) cm 03, and (5) cm 03. The substrate is biased at 0 V. (b) Substrate-doping concentration is cm 03, and the substrate bias is V SB =0;1;2;3;and 5 V, respectively, from top to bottom. where modulus of the electron charge; doping profile; depletion layer width. If is the 3-D electron density in the inversion layer, the average penetration depth is defined as [ has been assumed to vanish at and higher distances from the silicon-oxide interface]. Equation (7) can also be obtained by assuming that the inversion layer is a sheet of charge with infinitesimal width (a delta function) placed at from the silicon-oxide interface and with charge density per unit area [23]. The first term of the right-hand member can be defined as a depletion-layer band bending, which is increased by the second term in order to obtain the total surface potential. Therefore, we can define Although (7) and (8) do not depend on the shape, the effect of the term containing the inversion-layer centroid is more important with the quantum model than with the classical (8) (9) (b) Fig. 4. (a) Inversion-layer centroid versus the electron density per unit area for the two doping profiles shown in figure. (b) Solid lines: Numerical results. Dashed lines: Results obtained with (6) in the text, with z I0 = 1.2 nm. Curve 1: for profile depicted in short-dashed lines. Curve 2: for profile depicted in long-dashed lines. model as the value of the centroid provided by the former is greater. This is the reason for the higher surface potential value obtained with the quantum model. Both and are represented in Fig. 5 as a function of the applied gate voltage for two extreme values of the doping concentration, cm and cm (an -poly has been used as gate metal). is shown in solid lines and in shortdashed lines. The value, where is the distance between the Fermi level and the intrinsic level in the silicon bulk, is shown with solid squares, and the value, defined by Tsividis as the limit between the moderate and strong inversion regions [21], is shown with horizontal dashed lines. It is apparent that is used instead of to define the threshold voltage in standard MOSFET models and that is almost constant in the strong inversion region, whereas strongly diverges. Furthermore, must be used to calculate the depletion charge. With a constant doping profile, it is well known that (10) where is the Boltzmann constant and is the absolute temperature. The correction within the root symbol accounts for the effect of the majority carrier tail in the depletion layer edge. An interesting treatment of the corrections necessary for a nonconstant doping profile was provided by Baccarani
5 LÓPEZ-VILLANUEVA et al.: EFFECTS OF THE INVERSION LAYER CENTROID 1919 Fig. 5. Surface potential versus the gate voltage for two different doping-concentration values: (1) cm 03 and (2) cm 03. Solid lines: s. Short-dashed lines: dep. Solid squares show the s = 2 F points. Horizontal long-dashed lines correspond to 2 F +6 1k B T=q.(t ox =10 nm). et al. [24]. Equation (10) has been observed to produce a good agreement with our numerical results for constant doping profiles, with an error lower than 1%, whereas the maximum error increases to about 4% if the correction is not included. By using the definition given in (9), can be calculated according to the well-known expression (11) where is the gate voltage, and is the flatband voltage, which includes the difference between the work functions in the metal and the semiconductor and the effect of the fixed charge within the oxide. is the oxide capacitance per unit area, which is defined as (12) Equation (11) is exact regardless of the shape of the charge distributions, provided the interface-state density and poly depletion are negligible, as is obtained by simply applying Gauss s law and imposing the continuity of the electric field times the permittivity at the oxide silicon interface. To obtain an expression for the inversion-layer charge, (9) and (11) can be used, leading to with (13) (14) The denominator of (14) can be termed the electrical oxide thickness, according to Arora et al. [8]. Equation (14) can also be interpreted as a series combination of and a centroid capacitance given by. Although this same correction of the oxide thickness has been proposed by several other authors [6], [8], [9], it is worthwhile to emphasize the following points: 1) Equation (14) is not an empirical correction, as it has been derived directly from well-known equations. This correction is a consequence of the increase in the surface potential with the inversion charge and should not be used together with the actual surface potential but with. 2) appearing in (14) is not the difference between the quantum and classical centroids but the actual centroid position obtained according to the chosen model (either quantum or classical). Quantum effects have not explicitly been used in (7) (14). Nevertheless, it is expected that the quantum model provides a more realistic value for the centroid. 3) Introducing the centroid correction leads to using instead of in the definition of threshold voltage. can also be expressed according to (10) if an effective constant doping concentration is used. 4) is divided by instead of by. The bodyeffect coefficient is therefore not affected by the centroid correction. 5) As (7) and (11) have been obtained with no approximations, (13) applies even in weak inversion, provided that accurate expressions for and are used in this regime. The electron concentration per unit area as a function of is shown in Fig. 6 for the two extreme doping values 10 cm and 3 10 cm on a semilogarithmic scale [Fig. 6(a)] and on a linear scale [Fig. 6(b)]. Data obtained with the numerical procedure detailed in the previous section are shown with a solid line, whereas data obtained using (13) with the numerical values for and are shown in solid circles. These data are compared with those obtained with a simple strong-inversion model in which is assumed to be approximately equal to. is obtained with (10), and is calculated by using (6), (13), and (14), with an iterative procedure. The result is shown in Fig. 6 with solid squares, which also produces a reasonably good agreement with numerical results except in weak inversion. The shift observed in weak inversion to higher gate voltages is mainly due to the constant value used for, which overestimates the surface potential in this region. The result for the highest doping case can be improved if a correction greater than is used, according to the results in Fig. 5. can be approximated by a straight line in strong inversion, as shown in Fig. 6(b), but the value deduced for has been observed to be very sensitive to the range of the curve used to apply the least square routine, thus leading to inaccurate results. IV. EFFECT ON THE GATE CAPACITANCE The correction given by (14) is not directly justified in the gate capacitance expression as it has been obtained only for the relationship. Nevertheless, it has been used empirically even for the capacitance [8], [9], [19]. In fact, Baccarani and Wordeman showed that if the centroid capacitance is compared with the actual inversion-layer capacitance, the two curves cross each other and do not merge even asymptotically (see Fig. 2 in [3]). Therefore, if a deviation capacitance is searched as (15)
6 1920 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997 (a) Fig. 7. Inversion-layer capacitance versus gate voltage. Dots: Numerical results. Long-dashed lines: the centroid capacitance defined in text. Short-dashed lines: the corrected centroid capacitance defined in (19) in text. Fig. 6. (b) Electron concentration per unit area in the inversion layer versus the gate voltage for the two extreme doping values: (1) cm 03 and (2) cm 03. Solid lines: Data obtained with the numerical procedure. Solid circles: Results obtained by using (13) with the numerical values for zi and dep. Solid squares: Results obtained with a simple strong-inversion model but with centroid correction. Results are shown in (a) logarithmic scale and (b) linear scale. tox =10nm. with given by (16) then is negative for gate-voltage values greater than that of the cross point. To obtain a suitable asymptotic expression, we used the following reasoning. Regarding (9), in the very strong inversion limit, any increase in is produced by the increase in, while, and thus, remain almost constant. This is the well-known effect of the depletion-layer screening by the inversion layer. Therefore, the derivative (17) must vanish at this limit. Here, we can use the empirical (6), which is obtained by fitting the numerical data produced by the quantum model, and consider as a parameter (which is not affected by the variations). The result is (18) In the case, the derivative of (17) approaches unity, and (18) provides (19) where the superindex si stands for strong inversion., which is computed numerically according to (16), is compared with and the centroid capacitance in Fig. 7 as a function of the gate voltage. Numerical results are shown in dots, long-dashed lines show the centroid capacitance, and the corrected centroid capacitance, which is defined in (19), is plotted in short-dashed lines. The crossing between and observed by Baccarani and Wordeman is also produced with the quantum-model data, and the better asymptotic behavior given by is apparent. Hartstein and Albert also proposed an inverse-capacitance term proportional to but multiplied by a numerical factor [22], which is simply 2/3 with our approximation. [Instead of the factor 2/3, a factor would have been obtained if the more general (4) had been used.] By using this asymptotic behavior, we can define a deviation capacitance that does not change its sign. (20) The physical origin of is basically due to the nonnegligible influence of the depletion charges. By using (18) and (20), we can obtain (21) Although (21) cannot be easily used for modeling, it aids in the interpretation of. This deviation capacitance is partly due to the nonnegligible versus but mainly due to the nonvanishing derivative [which is defined in (17)], which is a measure of the change in the amount of the space charges in the depletion layer due to variations in the gate voltage. This derivative should decrease as the screening effect of increases. Therefore, following Takagi and Toriumi, we can assay a dependence. These authors proposed this dependence for defined above and claimed to have obtained good agreement without the change in sign predicted. This may be due to the fact that they are actually using the difference between the centroids obtained with the quantum and classical models for instead of the centroid itself. This difference may be close to. We have also obtained a good agreement to the empirical expression (22)
7 LÓPEZ-VILLANUEVA et al.: EFFECTS OF THE INVERSION LAYER CENTROID 1921 Fig. 8. Gate-to-channel capacitance versus gate voltage. Solid line: Numerical results. Symbols: Adjustment with (24). Doping concentration: cm 03 (solid circles) and cm 03 (solid squares). tox =10nm. with being a fitting factor depending on the doping concentration, ranging from for cm to for cm. The error in (22) is acceptably low except for very high values, where it is not very important because dominates. We have compared the numerical gate-to-channel capacitance as defined in the split-capacitance method to the value provided by the approximation: (23) (24) where the approximation given in (6) is used for, and the correction term for the depletion-layer capacitance given by Sodini et al. [25] has been neglected because it contributes to less than 1% for higher than 10 cm Results for this comparison are shown in Fig. 8, where the gate-to-channel capacitance is plotted versus gate voltage. Numerical results are plotted as a solid line, and the adjustment with (24) is shown in symbols (solid circles for a doping concentration of cm, and solid squares for 3 10 cm ). Good agreement of the results from (24) with the numerical results is apparent for the two extreme doping concentrations. V. CONCLUSIONS The increase in the average penetration of the inversion layer, termed the inversion-layer centroid, is one of the main quantum effects on MOSFET behavior. This averaged penetration can be described as a function of the depletion and inversion charges by a compact empirical expression, which is valid across a wide range of electrical and technological variables. One important effect of the centroid on the static characteristics is the strong increase of the surface potential with the gate voltage, even in the strong inversion regime. If a depletion-layer surface potential, which is less dependent on the gate voltage, is defined, the centroid effect leads to a modification of the oxide thickness, resulting in an effective electrical oxide thickness that is dependent on the gate voltage itself. This effective electrical oxide thickness is not an empirical correction as it has been derived directly from wellknown equations. Introducing the centroid correction leads to using the depletion layer surface potential in the definition of threshold voltage as well. The body-effect coefficient is therefore not affected by the centroid correction. Concerning the inversion-layer capacitance, the centroid capacitance, which was defined in the text, is confirmed not to be a correct asymptotic value in the very strong-inversion limit. Nevertheless, it is a suitable asymptotic value if it is multiplied by a constant derived from the empirical expression for the centroid. Good agreement with the numerical results for the gate-to-channel capacitance is obtained with this expression. REFERENCES [1] T. Ando, A. B. Fowler, and F. Stern, Electronic properties of twodimensional systems, Rev. Mod. Phys., vol. 54, p. 437, [2] J. A. Pals, Experimental verification of the surface quantization of an n-type inversion layer of silicon at 300 and 77 K, Phys. Rev., vol. B-5, pp , [3] G. Baccarani and M. R. Wordeman, Transconductance degradation in thin-oxide MOSFET s, IEEE Trans. Electron Devices, vol. ED-30, pp , [4] W. Hansch, T. Vogelsand, R. Kircher, and M. Orlowski, Carrier transport near the Si/SiO 2 interface of a MOSFET, Solid-State Electron., vol. 32, pp , [5] M. J. Van Dort, P. H. Woerlee, and A. J. Walker, A simple model for quantization effects in heavily-doped silicon MOSFET s at inversion conditions, Solid-State Electron., vol. 37, pp , [6] Y. Ohkura, Quantum effects in Si n-mos inversion layer at high substrate concentration, Solid-State Electron., vol. 33, pp , [7] C. K. Park et al., A unified current voltage model for long-channel nmosfet s, IEEE Trans. Electron Devices, vol. ED-38, pp , [8] N. D. Arora, R. Rios, and D. A. Antoniadis, Capacitance modeling for deep submicron thin gate oxide MOSFET s, in Proc. ESSDERC, 1995, pp [9] S. Takagi and A. Toriumi, Quantitative understanding of inversionlayer capacitance in Si MOSFET s, IEEE Trans. Electron Devices, vol. 42, pp , [10] F. Stern and W. E. Howard, Properties of semiconductor surface inversion layers in the electric quantum limit, Phys. Rev., vol. 163, pp , [11] F. Stern, Iteration methods for calculating self-consistent fields in semiconductor inversion layers, J. Comput. Phys., vol. 6, pp , [12], Self-consistent results for n-type Si inversion layer, Phys. Rev., vol. B-5, pp , [13] C. Moglestue, Self-consistent calculation of electron and hole inversion charges at silicon silicon dioxide interfaces, J. Appl. Phys., vol. 59, pp , [14] J. A. López-Villanueva, I. Melchor, F. Gámiz, J. Banqueri, and J. A. Jiménez-Tejada, A model for the quantized accumulation layer in metal-insulator-semiconductor structures, Solid-State Electron., vol. 38, pp , [15] F. Gámiz, J. A. López-Villanueva, I. Melchor, J. A. Jiménez-Tejada, and A. Palma, A comprehensive model for Coulomb scattering in inversion layers, J. Appl. Phys., vol. 75, pp , [16] F. Gámiz, J. A. López-Villanueva, J. Banqueri, J. E. Carceller, and P. Cartujo, Universality of electron mobility curves in MOSFETs: A Monte Carlo study, IEEE Trans. Electron Devices, vol. 42, pp , [17] F. Gámiz, J. A. López-Villanueva, J. Banqueri, and J. E. Carceller, IEEE Trans. Electron Devices, vol. 42, pp , [18] M. V. Fischetti and S. E. Laux, Monte Carlo study of electron transport in silicon inversion layers, Phys. Rev., vol. B-48, pp , [19] R. Rios and N. D. Arora, Determination of ultra-thin gate oxide thicknesses for CMOS structures using quantum effects, IEDM Tech. Dig., pp , [20] A. G. Sabnis and J. T. Clemens, Characterization of the electron mobility in the inverted h100i Si surface, IEDM Tech. Digest, pp , 1979.
8 1922 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997 [21] Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, [22] A. Hartstein and N. F. Albert, Determination of the inversion-layer thickness from capacitance measurements of metal-oxide-semiconductor field-effect transistors with ultrathin oxide layers, Phys. Rev., vol. B-38, pp , [23] J. Banqueri et al., A procedure for the determination of the effective mobility in an n-mosfet in the moderate inversion region, Solid-State Electron., vol. 39, pp , [24] G. Baccarani et al., Interpretation of C V measurements for determining the doping profile in semiconductors, Solid-State Electron., vol. 23, pp , [25] C. G. Sodini, T. W. Ekstedt, and J. L. Moll, Charge accumulation and mobility in thin dielectric MOS transistors, Solid-State Electron., vol. 25, pp , Jesus Banqueri (M 95) was born in He graduated with a degree in physics in 1988 and received the Ph.D. degree in 1994 from the University of Granada, Spain, with a thesis on the experimental study of electron mobility in MOS transistors. Since 1990, he has been working on MOS device physics, including characterization, simulation, and modeling of MOSFET s. His current research interests include modeling of MOSFET s for analog applications, and in particular, modeling of the mobility and determination of the series resistance and the effective channel length in submicron MOSFET s. He is an Associate Professor at the University of Granada, Spain. Juan A. López-Villanueva (M 90), for photograph and biography, see p. 846 of the May 1997 issue of this TRANSACTIONS. F. Gámiz, for photograph and biography, see p. 846 of the May 1997 issue of this TRANSACTIONS. Pedro Cartujo-Casinello was born in He received the B.S. degree in physics in 1995 from the University of Granada, Spain. He is currently pursuing the Ph.D. degree at the Department of Electronics, University of Granada. His current research interest is focused on the study of MOSFET modeling for analog circuits. Salvador Rodríguez was born in He graduated with a degree in physics in 1994 and in electronic engineering in 1997, both at the University of Granada, Spain. He is currently pursuing his Ph.D. degree at the University of Granada, Spain, where he is a Teaching Assistant. His current research interest is the study of hole confinement in heterostructures.
SILICON-ON-INSULATOR (SOI) technology has been
1122 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 45, NO. 5, MAY 1998 Monte Carlo Simulation of Electron Transport Properties in Extremely Thin SOI MOSFET s Francisco Gámiz, Member, IEEE, Juan A. López-Villanueva,
More informationNONLOCAL effects are becoming more and more
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 5, MAY 1997 841 Modeling Effects of Electron-Velocity Overshoot in a MOSFET J. B. Roldán, F. Gámiz, Member, IEEE, J. A. López-Villanueva, Member, IEEE,
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationA -SiC MOSFET Monte Carlo Simulator Including
VLSI DESIGN 1998, Vol. 8, Nos. (1-4), pp. 257-260 Reprints available directly from the publisher Photocopying permitted by license only (C) 1998 OPA (Overseas Publishers Association) N.V. Published by
More informationThe dependence of the electron mobility on the longitudinal electric field in MOSFETs
Semicond. Sci. Technol. 12 (1997) 321 330. Printed in the UK PII: S0268-1242(97)72480-5 The dependence of the electron mobility on the longitudinal electric field in MOSFETs J B Roldán, F Gámiz, J A López-Villanueva,
More informationMeasurement and Modeling of the n-channel and p-channel MOSFET s Inversion Layer Mobility at Room and Low Temperature Operation
Measurement and Modeling of the n-channel and p-channel MOSFET s Inversion Layer Mobility at Room and Low Temperature Operation B. Cheng, J. Woo To cite this version: B. Cheng, J. Woo. Measurement and
More information!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$0#%#'/(1+,%&'.,',+,(&$+2#'3*24'5.' 6758!9&!
Università di Pisa!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$#%#'/(1+,%&'.,',+,(&$+#'3*'5.' 758!9&!!"#$%&'#()"*+"( H%8*'/%I-+/&#J%#)+-+-'%*#J-55K)+&'I*L%&+-M#5-//'&+%,*(#)+&'I*/%,*(#N-5-,&I=+%,*L%&+%(# @+%O-'.%/P#J%#F%.*#!"&,-..-(/#$$#''*$-(
More informationComprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides
Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides T. Ishihara*, J. Koga*, and S. Takagi** * Advanced LSI Technology Laboratory, Corporate Research &
More informationEffect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics. Technology, Yokohama , Japan
Effect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics M. Mamatrishat a, M. Kouda a, T. Kawanago a, K. Kakushima b, P. Ahmet a, A. Aierken c, K. Tsutsui b,
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationNumerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor
Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor Siddharth Potbhare, a Neil Goldsman, b and Gary Pennington Department of Electrical
More informationSurface roughness at the Si SiO 2 interfaces in fully depleted silicon-on-insulator inversion layers
JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Surface roughness at the Si SiO 2 interfaces in fully depleted silicon-on-insulator inversion layers F. Gámiz, J. B. Roldán, J. A. López-Villanueva,
More informationA Monte Carlo study on the electron-transport properties of highperformance strained-si on relaxed Si 1 x Ge x channel MOSFETs
A Monte Carlo study on the electron-transport properties of highperformance strained-si on relaxed Si 1 x Ge x channel MOSFETs J. B. Roldán, a) F. Gámiz, J. A. López-Villanueva, and J. E. Carceller Departamento
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationA New Model of Gate Capacitance as a Simple Tool to Extract MOS Parameters
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 5, MAY 2001 935 A New Model of Gate Capacitance as a Simple Tool to Extract MOS Parameters Luca Larcher, Student Member, IEEE, Paolo Pavan, Member, IEEE,
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More informationEffect of polysilicon depletion charge on electron mobility in ultrathin oxide MOSFETs
INSTITUTE OFPHYSICS PUBLISHING Semicond. Sci. Technol. 18 (3) 927 937 SEMICONDUCTORSCIENCE AND TECHNOLOGY PII: S0268-1242(03)62489-2 Effect of polysilicon depletion charge on electron mobility in ultrathin
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationA Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors
A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors Jing Wang *, Eric Polizzi **, Avik Ghosh *, Supriyo Datta * and Mark Lundstrom * * School of Electrical and Computer
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationGlasgow eprints Service
Palmer, M.J. and Braithwaite, G. and Prest, M.J. and Parker, E.H.C. and Whall, T.E. and Zhao, Y.P. and Kaya, S. and Watling, J.R. and Asenov, A. and Barker, J.R. and Waite, A.M. and Evans, A.G.R. (2001)
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationSurfaces, Interfaces, and Layered Devices
Surfaces, Interfaces, and Layered Devices Building blocks for nanodevices! W. Pauli: God made solids, but surfaces were the work of Devil. Surfaces and Interfaces 1 Interface between a crystal and vacuum
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationCourtesy of S. Salahuddin (UC Berkeley) Lecture 4
Courtesy of S. Salahuddin (UC Berkeley) Lecture 4 MOSFET Transport Issues semiconductor band structure quantum confinement effects low-field mobility and high-field saturation Reading: - M. Lundstrom,
More informationReview Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination
Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination The Metal-Semiconductor Junction: Review Energy band diagram of the metal and the semiconductor before (a)
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationMacroscopic Simulation of Quantum Mechanical Effects in 2-D MOS Devices via the Density Gradient Method
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 4, APRIL 2002 619 Macroscopic Simulation of Quantum Mechanical Effects in 2-D MOS Devices via the Density Gradient Method Daniel Connelly, Associate
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationSimulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 9-1-2003 Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and
More informationA simple subthreshold swing model for short channel MOSFETs
Solid-State Electronics 45 2001) 391±397 A simple subthreshold swing model for short channel MOSFETs A. Godoy *, J.A. Lopez-Villanueva, J.A. Jimenez-Tejada, A. Palma, F. Gamiz Departamento de Electronica,
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More information722 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001
722 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001 Increase in the Random Dopant Induced Threshold Fluctuations and Lowering in Sub-100 nm MOSFETs Due to Quantum Effects: A 3-D Density-Gradient
More informationSimulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 6, JUNE 2000 1241 Simulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique Brian Winstead and Umberto Ravaioli,
More informationUniversal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer
International Journal of Engineering & Computer Science IJECS-IJENS Vol:13 No:5 36 Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer M. I. Idris 1, Faiz Arith 2, S. A. M. Chachuli
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationPart 5: Quantum Effects in MOS Devices
Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer
More informationDynamic On-resistance and Tunneling Based De-trapping in GaN HEMT
MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT Zhu, L.; Teo, K.H.; Gao, Q. TR2015-047 June 2015 Abstract GaN HEMT dynamic
More informationMODELING of MOS devices requires a mobility model
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 9, SEPTEMBER 1997 1529 An Improved Electron and Hole Mobility Model for General Purpose Device Simulation Mohamed N. Darwish, Senior Member, IEEE, Janet
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationElectrostatics of Nanowire Transistors
Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS
More information(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)
(a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 7 MOS Capacitor
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 7 MOS Capacitor Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030
More informationBipolar quantum corrections in resolving individual dopants in atomistic device simulation
Superlattices and Microstructures 34 (2003) 327 334 www.elsevier.com/locate/superlattices Bipolar quantum corrections in resolving individual dopants in atomistic device simulation Gareth Roy, Andrew R.
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationThreshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationPhysical model for trap-assisted inelastic tunneling in metal-oxidesemiconductor
JOURNAL OF APPLIED PHYSICS VOLUME 90, NUMBER 7 1 OCTOBER 2001 Physical model for trap-assisted inelastic tunneling in metal-oxidesemiconductor structures F. Jiménez-Molinos, a) A. Palma, F. Gámiz, J. Banqueri,
More informationEE 3329 Electronic Devices Syllabus ( Extended Play )
EE 3329 - Electronic Devices Syllabus EE 3329 Electronic Devices Syllabus ( Extended Play ) The University of Texas at El Paso The following concepts can be part of the syllabus for the Electronic Devices
More informationEnergy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC
Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Author Haasmann, Daniel, Dimitrijev, Sima Published 2013 Journal Title Applied Physics
More informationLecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes
Lecture 20: Semiconductor Structures Kittel Ch 17, p 494-503, 507-511 + extra material in the class notes MOS Structure Layer Structure metal Oxide insulator Semiconductor Semiconductor Large-gap Semiconductor
More informationVTCMOS characteristics and its optimum conditions predicted by a compact analytical model
VTCMOS characteristics and its optimum conditions predicted by a compact analytical model Hyunsik Im 1,3, T. Inukai 1, H. Gomyo 1, T. Hiramoto 1,2, and T. Sakurai 1,3 1 Institute of Industrial Science,
More informationAnalytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET
Contemporary Engineering Sciences, Vol. 4, 2011, no. 6, 249 258 Analytical Modeling of Threshold Voltage for a Biaxial Strained-Si-MOSFET Amit Chaudhry Faculty of University Institute of Engineering and
More information(Refer Slide Time: 03:41)
Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 25 PN Junction (Contd ) This is the 25th lecture of this course
More informationAn Analytical Model for the Gate C V Characteristics of UTB III V-on-Insulator MIS Structure
Received 30 June 2017; accepted 6 July 2017. Date of publication 21 July 2017; date of current version 23 August 2017. The review of this paper was arranged by Editor C. C. McAndrew. Digital Object Identifier
More informationMidterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationIN nanotechnology and microelectronics where low power
C-V Characterization and Analysis of Temperature and Channel Thickness Effects on Threshold Voltage of Ultra-thin SOI MOSFET by Self-Consistent Model Shuvro Chowdhury, Esmat Farzana, Rizvi Ahmed, A. T.
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationLow-Field Mobility and Quantum Effects in Asymmetric Silicon-Based Field-Effect Devices
Journal of Computational Electronics 1: 273 277, 2002 c 2002 Kluwer Academic Publishers. Manufactured in The Netherlands. Low-Field Mobility and Quantum Effects in Asymmetric Silicon-Based Field-Effect
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More information1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationVolume inversion mobility in SOI MOSFETs for different thin body orientations
Solid-State Electronics 51 (27) 299 35 www.elsevier.com/locate/sse Volume inversion mobility in SOI MOSFETs for different thin body orientations V. Sverdlov *, E. Ungersboeck, H. Kosina, S. Selberherr
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationModeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.
More informationThe Intrinsic Silicon
The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees
More informationIBM Research Report. Quantum-Based Simulation Analysis of Scaling in Ultra-Thin Body Device Structures
RC23248 (W0406-088) June 16, 2004 Electrical Engineering IBM Research Report Quantum-Based Simulation Analysis of Scaling in Ultra-Thin Body Device Structures Arvind Kumar, Jakub Kedzierski, Steven E.
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationSurfaces, Interfaces, and Layered Devices
Surfaces, Interfaces, and Layered Devices Building blocks for nanodevices! W. Pauli: God made solids, but surfaces were the work of Devil. Surfaces and Interfaces 1 Role of surface effects in mesoscopic
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationAnalytical Results for the I-V Characteristics of a Fully Depleted SOI-MOSFET
1 Analytical Results for the I- Characteristics of a Fully Depleted SOI-MOSFET H. Morris, E. Cumberbatch,. Tyree, H. Abebe Abstract: Explicit formulae for the I- characteristics of an SOI/SOS MOSFET operating
More information