PCB REV: C PCBA REV: C2A

Size: px
Start display at page:

Download "PCB REV: C PCBA REV: C2A"

Transcription

1 MF M/ voton Micro-Server P REV: P REV: F: SH :00 LST UPTE: 0/0/ 00 OVER PGE epartment esigner Tony_ oc Number <oc> MF over Page 0. U ate: Thursday, January, 0 Sheet of

2 FLEX_LK_SE0 : OOT Select, 0 = LP, = SPI PV0 UF FLEX_LK_SE : TOP SWP TIVE ERROR_VN_0 L RTX VN_PROHOT_N R0 0 [,] ERROR_VN_0 ERROR_VN_ / RTX_P J RTX [] [,] VN_PROHOT_N L ERROR0_N RTX [,] ERROR_VN_ ERROR_VN_ RTX_P J L ERROR_N RTX [] SVI_VN_LERT_N R0 [,] ERROR_VN_ ERROR_N P_PU_ [,] SVI_VN_LERT_N 0.UF [,] SPI_VN_R_WP_N VRT_EXTP SVI_VN_T R9 00 SPI_VN_R_WP_N T H0 PWRG_OREPWR_R [,] SVI_VN_T R 00 FREQUENY_SELET PWRG_OREPWR [,,] W GPIO_SUS OREPWROK XP_VN_PREQ_N R8 [] FREQUENY_SELET FPG_REY_N V GPIO_SUS XP_VN_PREQ_N [,] XP_VN_PREQ_N PV [] FPG_REY_N X_PREQ_N Y GPIO_SUS0 XP_VN_PRY_N XP_VN_PREQ_N [,] H_MEMHOT_O_R_N R0 0 FLEX_LK_SE X_PRY_N W XP_VN_PRY_N [] [] H_MEMHOT_O_R_N R 0K G PV R 0K FLEX_LK_SE0 H9 FLEX_LK_SE FLEX_LK_SE0 IERR_VN [,9] MST_SS_PRSNT_N R 0K LP_L LP_L_R [,9] MST_SS_PRSNT_N R9 0 G9 [] LP_L LP_L LP_L_R IRQ_IL_SEIRQ_VN [,] R89 0 L LP_ MERR_VN R9 8.K [] LP_L LP_L LP_L_R IERR_VN [,9] MERR_VN R8 0 M LP_ [] LP_L LP_L0 R9 0 LP_L0_R G LP_ IERR_N M IRQ_IL_SEIRQ_VN IERR_VN [] LP_L0 LP_0 IL_SERIRQ T0 R 8.K INTRUER_N [,9] IERR_VN R8 0K PV_STY MST_SS_PRSNT_NM9 _RSV NMI_VN R 8.K [,9] MST_SS_PRSNT_N LP_LKOUT0 LP_LKOUT0_R [,9] NMI_VN R0 G LP_LKOUT R9 0K [] LP_LKOUT0 LP_LKOUT0 IRQ_IL_SEIRQ_VN R0 8.K LP_LKRUN_N H8 MERR_VN [,] IRQ_IL_SEIRQ_VN [,] LP_LKRUN_N LP_FRME_N H_MEMHOT_O_R_N MERR_VN [,9] H LP_LKRUN_N MERR_N L SM_PEI_V_T R.K [] LP_FRME_N LP_FRME_N MEMHOT_N L H_MEMHOT_O_R_N [] [,] SM_PEI_V_T SM_PEI_V_LK R L NMI_VN_R R9 0 NMI_VN SM_PEI_V_LK R.K [,] SM_PEI_V_LK VOTON_SPKR R SM_LK NMI NMI_VN [,9] [,] SM_PEI_V_LK [,] VOTON_SPKR SM_HOST_V_LK_R N SM_LK VN_PROHOT_N SM_HOST_V_LK_R R8.K [,] SM_HOST_V_LK_R SM_LK0 PROHOT_N 9 VN_PROHOT_N [,] [,] SM_HOST_V_LK_R SM_PEI_V_T N G ROMP_ORE_LVT R9 9.9 SM_HOST_V_T_R R.K [,] SM_PEI_V_T SKU_I N SM_T ROMP_ORE_LVT [,] SM_HOST_V_T_R [9] SKU_I SM_HOST_V_T_R P SM_T VOTON_SPKR R.K [,] SM_HOST_V_T_R SM_T0 [,] VOTON_SPKR [] SM_HOST_LRT_N SM_HOST_LRT_N L8 SMLRT_N0 RSMRST_N RSMRST_PU_N RSMRST_PU_N [] _RSV RTEST_VN_N SM_HOST_LRT_N [] _RSV PV_STY R.K PMU_GPE_N _RSV RTEST_N 0 R K [] SM_HOST_LRT_N.UF [] PMU_GPE_N PLTRST_N R99 PLTRST_R_N E _RSV LP_LKRUN_N R0.K [,9] PLTRST_N PWR_TN_VN_N PWRTN_IN_N [,] LP_LKRUN_N R0 9 PMU_PLTRST_N [] PWR_TN_VN_N RST_TN_VN_N RESETOTTOM_IN_N RTEST_VN_N [] R M8 PMU_PWRTN_N H_MEMHOT_O_N R90.K [] RST_TN_VN_N PMU_RESETUTTON_N SPI_VN_LK [,8,0,,,] H_MEMHOT_O_N F R SLP_VTT_N SPI_LK SPI_VN_R_LK [] ERROR_VN_0 R K [] SLP_VTT_N SLP_LN_N Y0 PMU_SLP_RVTT_N FM_IOS_POST_MPLT_N [,] ERROR_VN_0 [] SLP_LN_N SLP_S_N FM_IOS_POST_MPLT_N [,9] F PMU_SLP_LN_N SPI_S_N 8 ERROR_VN_ R K [] SLP_S_N SLP_S_N V PMU_SLP_S_N SPI_S0_N Y SPI_VN_S0_N_R SPI_VN_S0_N [,] [,] ERROR_VN_ R [,,8] SLP_S_N PMU_SLP_S_N SPI_VN_R_MISO ERROR_VN_ R K PMU_SUSLK_R 8 SPI_MISO 9 SPI_VN_MOSI SPI_VN_R_MISO [] [,] ERROR_VN_ R80 [] PMU_SUSLK_R PMU_WKE_N PMU_SUSLK SPI_MOSI SPI_VN_R_MOSI [] PV_STY [] PMU_WKE_N PMU_WKE_N SRTRST_N LK_00M_VN_HFHPLL_P L SRTRST_N 9 SM_PU_P9_EN SRTRST_N [] R.K [] LK_00M_VN_HFHPLL_P LK_00M_VN_HFHPLL_N SM_PU_P9_EN [,] [,9] FM_IOS_POST_MPLT_N J HPLL_REFP SUS_STT_N Y SUSPWRNK [] LK_00M_VN_HFHPLL_N HPLL_REFN SUSPWRNK SUSPWRNK [] SPI_VN_R_WP_N R 0K SVI_LERT_VN_N SVI_VN_LERT_N [,] SPI_VN_R_WP_N 0.UF R 0 LK_M_VN SVI_VN_LERT_N [,] M SVI_LERT_N 0 _RSV R8 0K [] LK_M_VN SVI_VN_LK_R [] _RSV LK_IN SVI_LK W R 0 RST_VN_N SVI_VN_LK [] Y SVI_T PMU_GPE_N R0 0K [] RST_VN_N TTRIGINOUT SVI_VN_T_R [] PMU_GPE_N R0 M PU_RESET_N R 0 TTRIGOUT SVI_VN_T [,] PMU_WKE_N PV0 R8 L TTRIGINOUT R08 K TTRIGOUT VN_THERMTRIP_N [] PMU_WKE_N THERMTRIP_N T VN_THERMTRIP_N [,] SPI_VN_S0_N R 0K XP_VN_TK URT_VN_RX [,] SPI_VN_S0_N [] XP_VN_TK XP_VN_TMS TK URT_RX G0 URT_VN_TX_R URT_VN_RX [8] SM_PU_P9_EN R 9.9 [] XP_VN_TMS XP_VN_TRST_N TMS URT_TX H0 URT_VN_TX [,] SM_PU_P9_EN R0 [] XP_VN_TRST_N XP_VN_TI URT_VN_TX [,8] TRST_N SLP_VTT_N R 9.9 [] XP_VN_TI TI TO F [] SLP_VTT_N VOTON.G XP_VN_TO_RR88 0 SLP_LN_N R0 XP_VN_TO [] [] SLP_LN_N PV 9.9 [] RTX RTX NMI_VN R8 [,9] NMI_VN 9 8.K [] RTX RTX R8 0M 0.UF IRQ_IL_SEIRQ_VN R9 [,] IRQ_IL_SEIRQ_VN 8.K U0 ERROR_VN_0 R9 K [,] ERROR_VN_0 Y V ERROR_VN_ R K [,] ERROR_VN_ [] H_MEMHOT_O_R_N H_MEMHOT_O_N [,8,0,,,].8KHZ Y ERROR_VN_ R K [,] ERROR_VN_ PF PF N GN PMU_SUSLK_R R 9.9 [] PMU_SUSLK_R I [,8] URT_VN_TX URT_VN_TX R K SUSPWRNK R 9.9 [] SUSPWRNK [,] SPI_VN_S0_N SPI_VN_S0_N R K FM_IOS_POST_MPLT_N R9 0 [,9] FM_IOS_POST_MPLT_N PV0 esign Note: PIN N : INTEL RESERVE IMPLEMENTTION. IF USE, O NOT MOIFY IMPLEMENTTION [,] PU_LP_SM_MIS VN_THERMTRIP_N VN_THERMTRIP_N R [] PMU_GPE_N PMU_GPE_N R0 0K epartment esigner Tony_ oc Number <oc> MF PU_LP_SM_MIS 0.0 U ate: Thursday, January, 0 Sheet of

3 [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q9 [,9] M Q8 [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q0 [,9] M Q9 [,9] M Q8 [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q0 [,9] M Q [,9] M Q [,9] M Q0 [,9] M Q8 [,9] M Q [,9] M Q [,9] M Q9 [,9] M Q [,9] M Q [,9] M Q [,9] M Q8 [,9] M Q [,9] M Q0 [,9] M Q [,9] M Q [,9] M Q9 [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q0 [,9] M Q9 [,9] M Q8 [,9] M Q [,9] M Q0 [,9] M Q [,9] M Q8 [,9] M Q [,9] M Q [,9] M Q [,9] M Q9 [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q [,9] M Q0 [,9] M QS_P [,9] M QS_P [,9] M QS_P [,9] M QS_P [,9] M QS_P [,9] M QS_P [,9] M QS_P [,9] M QS_P0 [,9] M QS_N [,9] M QS_N [,9] M QS_N [,9] M QS_N [,9] M QS_N [,9] M QS_N [,9] M QS_N [,9] M QS_N0 PU_R_HNNEL_ M Q M Q M Q M Q M Q M Q9 M Q8 M Q M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q0 M Q8 M Q M Q M Q9 M Q M Q M Q M Q8 M Q M Q0 M Q M Q M Q9 M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q0 M Q M Q8 M Q M Q M Q M Q9 M Q M Q M Q M Q M Q M Q M Q M Q0 M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P0 M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N0 L K L M M N K N P8 M N L N8 L8 P M N9 P9 P M N L L L G0 G9 Y0 0 F0 0 R R L L U U N N W Y Y8 W8 W Y Y Y9 R0 T8 T R R T0 T R M9 M L M M8 L8 M M P N M8 9 P W T L M L N 9 P W R L U R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_Q_9 R_0_Q_8 R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_Q_9 R_0_Q_8 R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_Q_9 R_0_Q_8 R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_Q_9 R_0_Q_8 R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_Q_9 R_0_Q_8 R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_Q_9 R_0_Q_8 R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_ R_0_Q_0 R_0_QS_ R_0_QS_ R_0_QS_ R_0_QS_ R_0_QS_ R_0_QS_ R_0_QS_ R_0_QS_0 R_0_QS_N R_0_QS_N R_0_QS_N R_0_QS_N R_0_QS_N R_0_QS_N R_0_QS_N R_0_QS0_N VOTON.G / R_0_M_ R_0_M_ R_0_M_ R_0_M_ R_0_M_ R_0_M_0 R_0_M_9 R_0_M_8 R_0_M_ R_0_M_ R_0_M_ R_0_M_ R_0_M_ R_0_M_ R_0_M_ R_0_M_0 R_0_QE_ R_0_QE_ R_0_QE_ R_0_QE_ R_0_QE_ R_0_QE_ R_0_QE_ R_0_QE_0 R_0_K_ R_0_K_ R_0_K_ R_0_K_0 R_0_K_N R_0_K_N R_0_K_N R_0_K0_N R_0_KE_ R_0_KE_ R_0_KE_ R_0_KE_0 R_0_S_N R_0_S_N R_0_S_N R_0_S0_N R_0_OT_ R_0_OT_ R_0_OT_ R_0_OT_0 R_0_S_ R_0_S_ R_0_S_0 R_0_MONP R_0_MONN R_0_MONP R_0_MONN R_0_MPU R_0_QPU R_0_QSE_0 R_0_QSE_0 R_0_RMRST_N R_0_OTPU R_0_S_N R_0_RS_N R_0_WE_N R_0_REFP R_0_REFN R_0_RM_PWROK R_0_V_PWROK R_0_VREF F G8 N0 8 H8 0 M G G L8 H Y W Y Y 9 G9 F 9 H9 G H G H G G E G H 8 L0 L P8 P K K W W0 H G N M G E Y9 M VREF M M M M M M M M M M M M0 M M9 M M8 M M M M M M M M M M M M M M M M0 M E M E M E M E M E M E M E M E0 M K_P M K_P M K_P M K_P0 M K_N M K_N M K_N M K_N0 M KE M KE M KE M KE0 M S_N M S_N M S_N M S_N0 M OT M OT M OT M OT0 M S M S M S0 M MONP M MONN M MONP M MONN M MPU M QPU M QS_N8 M QS_P8 M RESET_N_R M OTPU M S_N M RS_N M WE_N LK_00M_VN_MPLL0_P LK_00M_VN_MPLL0_N M_RM_PWROK PWRG_R_V 0.UF M M [,9] M M [,9] M M [,9] M M [,9] M M [,9] M M0 [,9] M M9 [,9] M M8 [,9] M M [,9] M M [,9] M M [,9] M M [,9] M M [,9] M M [,9] M M [,9] M M0 [,9] M E [8,0] M E [8,0] M E [8,0] M E [8,0] M E [8,0] M E [8,0] M E [8,0] M E0 [8,0] M K_P [9] M K_P [9] M K_P [] M K_P0 [] M K_N [9] M K_N [9] M K_N [] M K_N0 [] M KE [9] M KE [9] M KE [] M KE0 [] M S_N [9] M S_N [9] M S_N [] M S_N0 [] M OT [9] M OT [9] M OT [] M OT0 [] M S [,9] M S [,9] M S0 [,9] M MONP [] M MONN [] M MONP [] M MONN [] R98. R 0. R R9 00 M QS_N8 [,9] R M QS_P8 [,9] M S_N [,9] M RS_N [,9] M WE_N [,9] R 0 R M_RM_PWROK [,] PWRG_R_V [,] RM_PWROK 00K LK_00M_VN_MPLL0_P [] LK_00M_VN_MPLL0_N [] [,] R80 00 [] [] M_RM_PWROK PV_STY R K R M MONP M MONP RM_PWROK_R M RESET_N M MONP M MONP M_RM_PWROK PV_VR M_RM_PWROK_R 8 0.UF U V Y PWRG_VR_PVR_R R N GN I PV_VR K 9 0.UF G PV_STY PV_VR R K G 0 R 0.UF 0.UF M RESET_N [8,0] R9 00 R 00 M MONN M MONN PWRG_VR_PVR [8,0] SLP_S_N [,,8] M MONN [] M MONN [] epartment esigner Tony_ oc Number <oc> MF PU_R_HNNEL_ 0.0 U ate: Thursday, January, 0 Sheet of K Q N00 K S S R 0

4 [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] M Q0 M Q M Q M Q M Q M Q M Q8 M Q9 M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q0 M Q8 M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P0 M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N0 M Q0 M Q M Q M Q M Q M Q M Q8 M Q9 M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q0 M Q9 M Q8 M Q M Q M Q M Q0 M Q8 M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P0 M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N0 U R Q_ 9 R Q_ R Q_ R Q_0 R Q_9 8 R Q_8 8 R Q_ Y0 R Q_ W8 R Q_ Y R Q_ Y R Q_ Y R Q_ W0 R Q_ W R Q_0 W R Q_9 Y R Q_8 Y R Q_ T R Q_ T R Q_ R Q_ R Q_ U R Q_ U R Q_ U8 R Q_0 R8 R Q_9 U R Q_8 T R Q_ R R Q_ R9 R Q_ R R Q_ R R Q_ P0 R Q_ M0 R Q_ J0 R Q_0 H R Q_9 L R Q_8 N R Q_ H9 R Q_ H0 R Q_ R Q_ R Q_ R Q_ R Q_ 9 R Q_0 9 R Q_9 R Q_8 R Q_ 8 R Q_ 8 R Q_ R Q_ E R Q_ R Q_ R Q_ R Q_0 R Q_9 R Q_8 R Q_ 0 R Q_ 9 R Q_ R Q_ R Q_ 9 R Q_ 9 R Q_ R Q_0 Y R QS_ W R QS_ U R QS_ M9 R QS_ R QS_ 0 R QS_ VOTON R QS_.G R QS_0 W R QS_N W R QS_N U R QS_N L9 R QS_N R QS_N 0 R QS_N R QS_N R QS0_N / R M_ R M_ R M_ R M_ R M_ R M_0 R M_9 R M_8 R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_0 R QE_ R QE_ R QE_ R QE_ R QE_ R QE_ R QE_ R QE_0 R K_ R K_ R K_ R K_0 R K_N R K_N R K_N R K0_N R KE_ R KE_ R KE_ R KE_0 R S_N R S_N R S_N R S0_N R OT_ R OT_ R OT_ R OT_0 R S_ R S_ R S_0 R MONP R MONN R MONP R MONN R MPU R QPU R QSE_0 R QSE_0 R RMRST_N R OTPU R S_N R RS_N R WE_N R REFP R REFN R RM_PWROK R V_PWROK R VREF H G G G P L8 M H J J H M P G8 G H E J H0 G9 9 L G0 H9 8 L L N N K L N K L N8 N L H H8 N8 E 8 T T N T H L8 N J L L N R9 M M M M M M M M M M M M0 M M9 M M8 M M M M M M M M M M M M M M M M0 M E M E M E M E M E M E M E M E0 M K_P M K_P M K_P M K_P0 M K_N M K_N M K_N M K_N0 M KE M KE M KE M KE0 M S_N M S_N M S_N M S_N0 M OT M OT M OT M OT0 M S M S M S0 M MONP M MONN M MONP M MONN M MPU M QPU M QS_N8 M QS_P8 M RESET_N_R M OTPU M S_N M RS_N M WE_N LK_00M_VN_MPLL_P LK_00M_VN_MPLL_N M_RM_PWROK PWRG_R_V M VREF M M [,] M M [,] M M [,] M M [,] M M [,] M M0 [,] M M9 [,] M M8 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M0 [,] M E [,] M E [,] M E [,] M E [,] M E [,] M E [,] M E [,] M E0 [,] M K_P [] M K_P [] M K_P [] M K_P0 [] M K_N [] M K_N [] M K_N [] M K_N0 [] M KE [] M KE [] M KE [] M KE0 [] M S_N [] M S_N [] M S_N [] M S_N0 [] M OT [] M OT [] M OT [] M OT0 [] M S [,] M S [,] M S0 [,] M MONP [] M MONN [] M MONP [] M MONN [] R88. R9 0. M QS_N8 [,] M QS_P8 [,] R9 M S_N [,] M RS_N [,] M WE_N [,] LK_00M_VN_MPLL_P [] LK_00M_VN_MPLL_N [] M_RM_PWROK [] PWRG_R_V [,] 9 0.UF PV_VR R 00 R 00 R8 00K [] [] [] R 0 [] M MONP M MONN M MONP M MONN PV_VR R K M RESET_N M MONP M MONN M MONP M MONN R 00 R 00 M RESET_N [,] PU_R_HNNEL_ epartment esigner Tony_ oc Number <oc> MF PU_R_HNNEL_ 0.0 U ate: Thursday, January, 0 Sheet of

5 [0] [0] [0] [0] [0] [0] [0] [0] PE_NGFF_RX P PE_NGFF_RX N PE_NGFF_RX P PE_NGFF_RX N PE_NGFF_RX P PE_NGFF_RX N PE_NGFF_RX_0_P PE_NGFF_RX_0_N PE_NGFF_RX P PE_NGFF_RX N PE_NGFF_RX P PE_NGFF_RX N PE_NGFF_RX P PE_NGFF_RX N PE_NGFF_RX_0_P PE_NGFF_RX_0_N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX_0_P [8] PE RX_0_N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX P [8] PE RX N [8] PE RX_0_P [8] PE RX_0_N FROM GOL FINGER PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX_0_P PE RX_0_N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX_0_P PE RX_0_N U E G PIE_RXP_ PIE_RXN_ F PIE_RXP_ F8 PIE_RXN_ G8 PIE_RXP_ E PIE_RXN_ G PIE_RXP_ G PIE_RXN_ H PIE_RXP_ F PIE_RXN_ G PIE_RXP_0 PIE_RXN_0 F PIE_RXP_9 G9 PIE_RXN_9 H9 PIE_RXP_8 E0 PIE_RXN_8 G0 PIE_RXP_ F PIE_RXN_ G PIE_RXP_ PIE_RXN_ F PIE_RXP_ G PIE_RXN_ H PIE_RXP_ G8 PIE_RXN_ H8 PIE_RXP_ J PIE_RXN_ K PIE_RXP_ J PIE_RXN_ H PIE_RXP_ E PIE_RXN_ E PIE_RXP_0 PIE_RXN_0 VOTON.G / PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_0 PIE_TXN_0 PIE_TXP_9 PIE_TXN_9 PIE_TXP_8 PIE_TXN_8 PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_0 PIE_TXN_0 PIE_OSP PIE_OSN PIE_REFLKP PIE_REFLKN N9 L9 M0 K0 L N P M N L N L N8 L8 P9 M9 N0 L0 L M N L M K L N L N L9 M8 K0 L PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX_0_P_ PE TX_0_N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX_0_P_ PE TX_0_N_ PIE_OSP PIE_OSN LK_00M_LKUF_PIE_P0 LK_00M_LKUF_PIE_N0 PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX P_ PE TX N_ PE TX_0_P_ PE TX_0_N_ 90 0.UF 9 0.UF 88 0.UF 89 0.UF 9 0.UF 9 0.UF 9 0.UF 9 0.UF 08 0.UF 09 0.UF 0 0.UF 0 0.UF 0 0.UF 0 0.UF 0 0.UF 0 0.UF 98 0.UF 99 0.UF 0.UF 0.UF 9 0.UF 9 0.UF 00 0.UF 0 0.UF 0.UF PE_NGFF_TX P 0.UF PE_NGFF_TX N 0.UF 0.UF PE_NGFF_TX P PE_NGFF_TX N 8 0.UF PE_NGFF_TX P 0.UF PE_NGFF_TX N 0.UF 0 0.UF LK_00M_LKUF_PIE_P0 [] LK_00M_LKUF_PIE_N0 [] PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX_0_P PE TX_0_N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX_0_P PE TX_0_N PE_ST_NGFF_TX_0_P PE_ST_NGFF_TX_0_N PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX_0_P [8] PE TX_0_N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX P [8] PE TX N [8] PE TX_0_P [8] PE TX_0_N [8] PE_NGFF_TX P [0] PE_NGFF_TX N [0] PE_NGFF_TX P [0] PE_NGFF_TX N [0] PE_NGFF_TX P [0] PE_NGFF_TX N [0] PE_ST_NGFF_TX_0_P [0] PE_ST_NGFF_TX_0_N [0] R0 0 TO GOL FINGER JP ONN_8-00 JP ONN_8-00 PU_PIE_GEN epartment esigner Tony_ oc Number <oc> MF PU_PIE_GEN 0.0 U ate: Thursday, January, 0 Sheet of

6 lose to GOLEN FINGER U [8] HW_REV_I_ [8] HW_REV_I_0 [] LK_00M_VN_GE_P [] LK_00M_VN_GE_N [8] HW_REV_I_ [9] LKUFFER_PORT_EN [8] SERES RX_P [8] SERES RX_N [9] SVR_VN_I [9] SVR_VN_I [9] SVR_VN_I [9] SVR_VN_I0 PV0 R 0 LK_00M_VN_GE_P LK_00M_VN_GE_N PV_STY TP_GE_RXP_ TP_GE_RXN_ SERES RX_P SERES RX_N SVR_VN_I SVR_VN_I HW_REV_I_ HW_REV_I_0 GE_OSP GE_OSN HW_REV_I_ LKUFFER_PORT_EN R0.K SVR_VN_I SVR_VN_I0 R0 R08 R09 PU_RSV PU_RSV PU_RSV8 G H J L J L H8 K8 R8 P8 W0 P G0 H0 0 0 Y Y W W9 L J P P0 R R R GE_RXP_ GE_RXN_ GE_RXP_ GE_RXN_ GE_RXP_ GE_RXN_ GE_RXP_0 GE_RXN_0 GE_LE GE_LE GE_LE GE_LE0 GE_OSP GE_OSN GE_REFLKP GE_REFLKN GE_MIO_I_LK GE_MIO_I_T GE_MIO0_I_LK GE_MIO0_I_T RSV0 RSV RSV RSV RSV RSV RSV RSV RSV8 / GE_TXP_ GE_TXN_ GE_TXP_ GE_TXN_ GE_TXP_ GE_TXN_ GE_TXP_0 GE_TXN_0 GE_SP0_ GE_SP0_0 GE_SMLRT_N GE_SMLK GE_SM GE_EE_S_N GE_EE_I GE_EE_O GE_EE_SK GE_WOL RSV9 RSV0 RSV RSV Y9_RSV RSV RSV RSV RSV 8 8 T8 T8 T P0 T9 R9 W W0 T0 V U T T G0 Y9 R P8 L8 J8 TP_GE_TXP_ TP_GE_TXN_ SERES TX_P_ SERES TX_N_ SPI_LK_R_GE LN_WKE_N P_RSV P_RSV SPI_LK_GE SERES TX_P SERES TX_N SERES TX_P [8] SERES TX_N [8] FPG_ISLE LKUFFER_PORT_EN FPG_ISLE [] SM LERT_N LKUFFER_PORT_EN [9] SM LK SM LERT_N [8] R SM T SM LK [8].K SM T [8] SPI_S_R_GE_R_N R90 SPI_S_R_GE_N SPI_S_R_GE_N [8] PV_STY SPI_MOSI_GE [8] SPI_MISO_GE [8] SPI_MOSI_R_GE SPI_MISO_GE R9 SPI_MOSI_GE R 0 R9 0K R98 R9 R 0 R8 0 0K PV_STY SPI_LK_GE [8] R9 R89 PV_STY K K PV_STY VOTON.G PV_STY E Note: Y9 --> Low SMus mode Y9 --> High NSI mode R9 0K HW_REV_I_0 HW_REV_I_0 [8] R K 0.UF PV_STY [8] SPI_MISO_GE [8] PV_STY SPI_S_R_GE_N SPI_MISO_GE R R0 0K SPI_S_R_GE_N SPI_MISO_GE_R SPI EEPROM_WP_N U8 S# Q W# VSS EEPROM V 8 HOL# LN_EEPROM SPI EEPROM_HOL_N R9 0K SPI_LK_GE SPI_LK_GE [8] SPI_MOSI_GE SPI_MOSI_GE [8] PV_STY R9 R8 PV_STY R8 R 0K K 0K K HW_REV_I_ HW_REV_I_ HW_REV_I_ [8] HW_REV_I_ [8] PU_GE epartment esigner Tony_ oc Number <oc> MF PU_GbE 0.0 U ate: Thursday, January, 0 Sheet 8 of

7 PV_STY [] [9] SM_PU_FPG_EN [9] SKU_I0 SM_PU_FPG_EN_R R9 0 R0 0 [9] STG_RX_P [9] STG_RX_N [0] STG_RX_P0 [0] STG_RX_N0 [] LK_00M_VN_ST_P [] LK_00M_VN_ST_N [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT0 [] XP_FX_PORT9 [] XP_FX_PORT8 [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT [] XP_FX_PORT0 [8] STG_RX_P0 [8] STG_RX_N0 [] XP_FX_PORT_LK [] XP_FX_PORT_LK0 TP_ST_RX_P_P TP_ST_RX_P_N TP_ST_RX_P_P TP_ST_RX_P_N STG_RX_P0 STG_RX_N0 STG_RX_P STG_RX_N STG_RX_P0 STG_RX_N0 SKU_I0 SM_PU_FPG_EN_R ST_OSP ST_OSN LK_00M_VN_ST_P LK_00M_VN_ST_N XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT0 XP_FX_PORT9 XP_FX_PORT8 XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT0 XP_FX_PORT_LK XP_FX_PORT_LK0 0 0 E G G H H L L M M T L9 J L J L R9 Y W W T9 T0 Y9 W Y Y T R W8 Y8 V V UE ST_RXP_ ST_RXN_ ST_RXP_ ST_RXN_ ST_RXP_ ST_RXN_ ST_RXP_0 ST_RXN_0 ST_RXP_ ST_RXN_ ST_RXP_0 ST_RXN_0 ST_GP0 ST_LEN ST_OSP ST_OSN ST_REFLKP ST_REFLKN FX_PORT FX_PORT FX_PORT FX_PORT FX_PORT FX_PORT0 FX_PORT9 FX_PORT8 FX_PORT FX_PORT FX_PORT FX_PORT FX_PORT FX_PORT FX_PORT FX_PORT0 FX_PORT_LK FX_PORT_LK0 / ST_TXP_ ST_TXN_ ST_TXP_ ST_TXN_ ST_TXP_ ST_TXN_ ST_TXP_0 ST_TXN_0 ST_TXP_ ST_TXN_ ST_TXP_0 ST_TXN_0 ST_GP0 ST_LEN ST_OSP ST_OSN ST_REFLKP ST_REFLKN US_P_ US_N_ US_P_ US_N_ US_P_ US_N_ US_P_0 US_N_0 US_OSP US_O0_N US_ROMPI US_ROMPO US_REFLKP US_REFLKN E8 E R R R T H H R R L L9 Y R8 T T8 0 0 TP_ST_TX_P_P TP_ST_TX_P_N TP_ST_TX_P_P TP_ST_TX_P_N STG_TX_P0 STG_TX_N0 STG_TX_P STG_TX_N STG_TX_P0 STG_TX_N0 SKU_I IGNOSTI_N ST_OSP ST_OSN LK_00M_VN_ST_P LK_00M_VN_ST_N TP_US_P_P TP_US_P_N US_P_P US_P_N TP_US_P0_P TP_US_P0_N US_OSP USO_F_N _US_RIS LK_9M_VN_US_P LK_9M_VN_US_N R [9] STG_TX_P0 [8] STG_TX_N0 [8] STG_TX_P [9] STG_TX_N [9] STG_TX_P0 [0] STG_TX_N0 [0] SKU_I [9] [9,] R. [9,] IGNOSTI_N [9,] LK_00M_VN_ST_P [] LK_00M_VN_ST_N [] USO_F_N [9,] USO_F_N SM_PU_FPG_EN_R IGNOSTI_N US_P_P [8] US_P_N [8].0K LK_9M_VN_US_P [] LK_9M_VN_US_N [] R00 0 IGNOSTI_N USO_F_N SM_PU_FPG_EN_R R.K R00.K R8 9.9 PV PV VOTON.G PV PV PV SKU_I_ SKU_I_ SKU_I_ FETURE ENTRY [] SKU_I SKU_I R9.K R0 0 SKU_I [9] SKU_I [9] SKU_I0 R.K R 0 SKU_I0 R.K R9 0 PU_ST_US epartment esigner Tony_ oc Number <oc> MF PU_ST_US 0.0 U ate: Thursday, January, 0 Sheet 9 of

8 0ohm 0ohm 0ohm 0ohm VR_PV0_SENSE VSSRMPUSI_P0_SENSE VR_PVP_VN_VSEN VR_PVP_VN_RTN VR_PVP_VN_RTN [0] VR_PVP_VN_VSEN [0] VR_PV0_SENSE [] PV0_STY PV0 PV0 VKR VKR0 PV0_STY PV0 PV0 PV0 PV0_STY PV0 PV0 PV0_STY V_PLLR_VN V_PLLR0_VN PV_VNN V_PLLR_VN PV0 V_PLLR0_VN PV0 VKR0 PV0 VKR PV0 PV0 PV0 Size oc Number ate: Sheet of esigner epartment U <oc>.0 Thursday, January, 0 Mark hen 9000 Tony_hung 0 MF PU_POWER_I Size oc Number ate: Sheet of esigner epartment U <oc>.0 Thursday, January, 0 Mark hen 9000 Tony_hung 0 MF PU_POWER_I Size oc Number ate: Sheet of esigner epartment U <oc>.0 Thursday, January, 0 Mark hen 9000 Tony_hung 0 MF PU_POWER_I.UF R0 00K 0 UF 8 UF 8 UF UF UF 0 UF UF 8 UF 80 UF UF 8 UF L L00 9 UF 0 UF UF 8 UF 9 UF 8 UF 9 UF UF 99 UF.UF L L00 9 UF 00 L L00 UF 8 UF.UF UF UF.UF UF UF 88 UF 8/ VOTON.G UH V_GE_P0_ V8 V_GE_P0_ T V_GE_P0_ W8 V_PIE_P0_ U8 V_PIE_P0_ W V_PIE_P0_ T V_PIE_P0_ U V_PIE_P0_8 W9 V_PIE_P0_ W8 V_PIE_P0_ T8 V_PIE_P0_ U9 V_ST_P0_ N V_ST_P0_ L V_ST_P0_ P V_ST_P0_ K V_ST_P0_ N V_ST_P0_ P V_ST_P0_ L VKR_0_P0_ U VKR_0_P0_ T VKR P0_ W8 VKR P0_ V8 VR_0_P0_ T VR_0_P0_ T VR_0_P0_ T VR_0_P0_ T VR_0_P0_ T8 VR P0_ W VR P0_ W VR P0_ W VR P0_ W VR P0_ VLLR_0_P0_ U VLLR_0_P0_ U VLLR_0_P0_ U8 VLLR_0_P0_ U VLLR_0_P0_ U VLLR P0_ V VLLR P0_ V VLLR P0_ V0 VLLR P0_ V VLLR P0_ V VPLL_GE_P0_ W VPLL_GE_P0_ V VPLL_PIE_P0_ VPLL_PIE_P0_ Y VPLL_ST_P0_ R VPLL_ST_P0_ T VPLL_ST_P0_ R VPLL_ST_P0_ T VREF_GE_HVGEN_ T9 VREF_GE_HVGEN_ V9 VREF_PIE_HVGEN T9 VREF_ST_HVGEN_ W VREF_ST_HVGEN_ W VREF_ST_HVGEN_ V VUS_P0 T VPUVISI0_P0_SENSE E VUS_P0_ W VUS_P0_ U VUSSUS_P0 T VPLLR_0_P0 U VPLLR P0 W VRMPUSI_P0_SENSE F VNN G9 VNN J VNN VNN G VNN F VNN F9 VNN M VNN8 J9 VNN0 L9 VNN 9 VNN M VNN M VNN M8 VNN M9 VNN8 M VNN9 M8 VNN0 M9 VNN M VNN M VNN9 L VNN M VNN M VSSPUVISI0_P0_SENSE F VSSRMPUSI_P0_SENSE F 9 UF 9.UF 8 UF UF UF UF UF UF L L00

9 PV_STY PV PV_STY PV8 PV8_STY PV_VR PV_VR VLKR VLKR0 PV PV_VP PV0 PV0_STY PV0 PV0 PV0_STY VLKR0 PV_VR VLKR PV_VR PV0 PV PV8 PV8_STY Size oc Number ate: Sheet of esigner epartment U <oc>.0 Thursday, January, 0 Mark hen 9000 Tony_hung MF PU_POWER_II Size oc Number ate: Sheet of esigner epartment U <oc>.0 Thursday, January, 0 Mark hen 9000 Tony_hung MF PU_POWER_II Size oc Number ate: Sheet of esigner epartment U <oc>.0 Thursday, January, 0 Mark hen 9000 Tony_hung MF PU_POWER_II UF 0 UF 8 UF 00 UF 0 UF UF UF 8 0UF 00 0 UF UF 0 UF 0 UF 0 UF UF 9 UF 8 UF 0.UF 0 UF UF 8 UF 00 UF UF 0.UF UF 0 UF L8 0/0. L00 UF 8 UF / VOTON.G UG VLKR_0_P_ T9 VLKR_0_P_ U9 VLKR P_ V9 VLKR P_ W9 VOREVISI0GT_P0 L VOREVISI0GT_P0 L VPUVISI0_P0_ L VPUVISI0_P0_ J VPUVISI0_P0_8 K0 VPUVISI0_P0_9 L VPUVISI0_P0_ J VPUVISI0_P0_ L VPUVISI0_P0_ J VPUVISI0_P0_ J VPUVISI0_P0_ G VPUVISI0_P0_ G8 VPUVISI0_P0_ G VPUVISI0_P0_ F VPUVISI0_P0_0 L VPUVISI0_P0_ F VPUVISI0_P0_ F VPUVISI0_P0_0 G VPUVISI0_P0_9 G9 VPUVISI0_P0_8 G VPUVISI0_P0_ G VPUVISI0_P0_ G VPUVISI0_P0_ H8 VPUVISI0_P0_ H VPUVISI0_P0_ H VPUVISI0_P0_ H VPUVISI0_P0_ H VPUVISI0_P0_0 H9 VPUVISI0_P0_8 F0 VPUVISI0_P0_9 F VPUVISI0_P0_ E VPUVISI0_P0_9 H VPUVISI0_P0_8 H VPUVISI0_P0_ H VPUVISI0_P0_ H0 VPUVISI0_P0_ J VPUVISI0_P0_ J VPUVISI0_P0_ VPUVISI0_P0_ E VPUVISI0_P0_ VPUVISI0_P0_ VPUVISI0_P0_ VPUVISI0_P0_ J VPUVISI0_P0_0 F VR_0_P_ VR_0_P_ 0 VR_0_P_ VR_0_P_ VR_0_P_ Y VR_0_P_ F VR_0_P_ E VR_0_P_9 VR_0_P_0 VR_0_P_ E9 VR_0_P_8 J VR_0_P_ H VR_0_P_ F VR_0_P_ G9 VR_0_P_ G VR_0_P_ L VR_0_P_ K VR_0_P_0 K9 VR_0_P_9 K VR_0_P_ K VR_0_P_ M9 VR_0_P_ Y9 VR_0_P_ Y VR_0_P_8 VR P_ R VR P_ R VR P_0 P8 VR P_9 P VR P_8 N VR P_ M VR P_ L VR P_ L VR P_ L VR P_ N VR P_8 K0 VR P_ H VR P_ G VR P_ G VR P_ H VR P_ J VR P_ E9 VR P_ E VIGXXXSI0_P0_ G8 VIGXXXSI0_P0_ 8 VIGXXXSI0_P0_ F8 VIGXXXSI0_P0_ J8 VIGXXXSUS_P0_ VIGXXXSUS_P0_ 9 VIGXXXSUS_P0_ 8 VIGXXXSUS_P0_ 8 VIGXXXSUS_P0_ 9 VIGXXXSUS_P0_ VFHVPUSI0_MO0_P0 8 VFHVPUSI0_MO_P0 L8 VFHVPUSI0_MO_P0 9 VFHVPUSI0_MO_P0 J9 VFHVSOSI0_P0_ VFHVSOSI0_P0_ VPXXXSI0_P8_ L VPXXXSI0_P8_ J VPXXXSI0_P J VPXXXSUS_P8_ F VPXXXSUS_P8_ F VPXXXSUS_P_ VPXXXSUS_P_ VRMPUSI0GT_MO_P0 J VRMPUSI_P0_ F9 VRMPUSI_P0_ F VRMPUSI_P0_ G VRMPUSI_P0_ G9 VRMPUSI_P0_ G VRMPUSI_P0_ VRMPUSI_P0_ VRT_P G VSFRPLLR_0_P T VSFRPLLR P V VUSSUS_P8_ U VUSSUS_P8_ U VUSSUS_P_ W VUSSUS_P_ U VR P_9 K VR P_0 K8 VR P_ K VR P_ K VR P_ P VR P_ P VSFRXXXSI0_P_ VSFRXXXSI0_P_ V VSFRXXXSI0_P_ VSFRXXXSI0_P_ W UF UF UF 0UF 00 UF 00 UF 0 UF 90 UF 00 8 UF 9 UF UF UF UF UF L 0/0. L00 UF UF UF 00 9 UF UF UF UF 09 UF 0 UF UF UF 0 UF 00 0 UF 0 UF UF

10 PU_GN Size oc Number ate: Sheet of esigner epartment U <oc> 0.0 Thursday, January, 0 Tony_ <Name> MF PU_GN Size oc Number ate: Sheet of esigner epartment U <oc> 0.0 Thursday, January, 0 Tony_ <Name> MF PU_GN Size oc Number ate: Sheet of esigner epartment U <oc> 0.0 Thursday, January, 0 Tony_ <Name> MF PU_GN 9/ VOTON.G UI VSS0 W VSS9 W VSS8 W VSS W9 VSS W0 VSS W VSS W VSS Y VSS W9 VSS Y VSS0 J VSS9 Y8 VSS8 Y VSS Y VSS Y VSS Y VSS VSS K8 VSS8 K VSS9 K VSS0 K VSS K VSS K VSS K9 VSS K8 VSS K VSS K VSS K0 VSS8 K8 VSS9 K VSS0 J VSS K VSS K VSS K0 VSS VSS 9 VSS VSS0 9 VSS9 VSS8 VSS VSS VSS VSS VSS VSS VSS VSS0 VSS09 VSS0 VSS08 0 VSS0 P VSS0 VSS0 VSS0 VSS0 8 VSS0 VSS00 VSS99 0 VSS98 VSS9 9 VSS9 0 VSS9 VSS9 VSS9 VSS9 E VSS9 E VSS90 E VSS89 E9 VSS88 E VSS8 E VSS8 F VSS8 F VSS8 F VSS8 F9 VSS8 G VSS8 F VSS80 G VSS9 G VSS8 G VSS G VSS G VSS H VSS H VSS H VSS H0 VSS H0 VSS L VSS8 K VSS9 K VSS0 VSS K8 VSS K VSS L9 VSS P VSS P VSS P VSS P VSS P9 VSS P8 VSS P VSS8 P VSS9 P VSS0 P0 VSS P VSS P VSS P VSS P VSS P0 VSS K0 VSS P VSS8 P VSS9 N VSS0 N0 VSS N VSS M VSS M VSS M VSS M VSS M VSS M VSS8 M VSS9 M VSS0 M VSS L VSS L VSS L VSS L0 VSS L VSS K VSS K VSS K VSS K9 VSS K8 VSS8 K VSS9 K VSS0 K VSS K VSS K9 VSS K 0/ VOTON.G UJ VSS U VSS V VSS V VSS V VSS W VSS0 W9 VSS9 W VSS8 W9 VSS W VSS W VSS W VSS W8 VSS W0 VSS W VSS W VSS P VSS R8 VSS R VSS R VSS R9 VSS0 R0 VSS9 R VSS8 R0 VSS R VSS T VSS T VSS T VSS T VSS T9 VSS0 T VSS U VSS P VSS90 P VSS89 P VSS88 P VSS8 P8 VSS8 P9 VSS8 P VSS8 P VSS8 P VSS8 P VSS8 P8 VSS80 P9 VSS9 P VSS8 P VSS P VSS K VSS G VSS G VSS G VSS8 G VSS9 G8 VSS0 G VSS G VSS G8 VSS G VSS G VSS G VSS8 G0 VSS G VSS9 G VSS0 F VSS F VSS9 M VSS9 M9 VSS9 N VSS0 L8 VSS09 L VSS08 L VSS0 L0 VSS0 M VSS0 M8 VSS0 M0 VSS0 M VSS00 M VSS99 M VSS98 M VSS9 M0 VSS0 L VSS0 L9 VSS T VSS G VSS9 N VSS F8 VSS E VSS E VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS 8 VSS 0 VSS 9 VSS VSS VSS8 VSS9 VSS0 9 VSS VSS 0 VSS VSS VSS VSS VSS VSS8 9 VSS T VSS8 T VSS9 T VSS9 P VSS9 N VSS L0 VSS L9 VSS L8 VSS L VSS L VSS L VSS L9 VSS8 L VSS9 K VSS0 K VSS K VSS K VSS9 H VSS0 H VSS H VSS H VSS H VSS G VSS J VSS J VSS J VSS J VSS8 J8 / VOTON.G UK VSS8 VSS88 VSS89 VSS90 VSS9 G VSS8 VSS8 0 VSS W VSS0 VSS0 VSS0 VSS00 VSS9 VSS9 VSS9 VSS W VSS8 V VSS V VSS V VSS R VSS R VSS R VSS0 V VSS9 V VSS U9 VSS98 8 VSS9 9 VSS0 W VSS W VSS9 H VSS9 VSS99 VSS R8 VSS R0 VSS R VSS8 R VSS P VSS0 R VSS9 R VSS P VSS P VSS P VSS P9 VSS N VSS8 N VSS N VSS9 N0 VSS N VSS0 N8 VSS N0 VSS N VSS N VSS M VSS M0 VSS9 M VSS8 M VSS M VSS8 M VSS80 M VSS8 M8 VSS8 M VSS8 M VSS8 L0 VSS8 L8 VSS8 L VSS88 L0 VSS89 K VSS90 K VSS T VSS T VSS9 K VSS9 K VSS9 K VSS9 J VSS9 J VSS9 J VSS9 J9 VSS98 H VSS0 H VSS00 H8 VSS99 H9 VSS0 H VSS0 H VSS0 M9 VSS0 H VSS0 H VSS0 H VSS08 H8 VSS09 H VSS H VSS0 H VSS M VSS G VSS G9 VSS G8 VSS9 8 VSS80 VSS8 VSS8 0 VSS8 8 VSS8 VSS0 Y0 VSS0 Y VSS0 Y VSS0 Y8 VSS08 Y9 VSS09 Y VSS0 Y VSS Y8 VSS Y VSS W VSS W8 VSS W VSS8 W9 VSS9 W VSS W9 VSS W VSS W VSS W VSS U VSS U VSS U VSS U VSS T VSS T VSS8 T VSS9 T VSS0 T VSS T VSS T9 VSS T VSS T8 VSS T VSS9 T0 VSS8 T VSS0 T8 VSS T / VOTON.G UL VSS98 VSS9 VSS9 9 VSS9 VSS9 8 VSS9 VSS9 0 VSS9 VSS90 VSS88 VSS89 8 VSS8 9 VSS8 VSS8 VSS8 VSS8 VSS8 VSS8 0 VSS80 VSS9 VSS8 VSS VSS 8 VSS VSS VSS 9 VSS 8 VSS VSS8 VSS9 VSS 0 VSS VSS VSS VSS VSS VSS VSS0 9 VSS9 E VSS8 E VSS E0 VSS E VSS L0 VSS E VSS0 E VSS8 E0 VSS9 E9 VSS E VSS E VSS E VSS E VSS E8 VSS E9 VSS E0 VSS0 E VSS E9 VSS8 E VSS9 E VSS E VSS E VSS F VSS F VSS F VSS0 F VSS9 F VSS G VSS8 G VSS G VSS E VSS0 VSS_US_ U VSS_US_ W VSS E VSS E VSS E0 VSS E VSS E8 VSS E VSS8 E VSS9 E VSS0 E VSS E9 VSS E8 VSS E VSS E

11 PV 8 0.UF U PV PLTRST I PLTRST_FPG_R_N R 9.9 PLTRST_FPG_N R 00K PLTRST_FPG_N [] R8.K U Q U I PLTRST_NGFF_R_NR8 9.9 PLTRST_NGFF_N R PLTRST_NGFF_N [0] 00K [,9] PLTRST_N PLTRST_N G G I PLTRST_S8_R_N R9 9.9 PLTRST_S8_N R8 PLTRST_S8_N [] 00K R8 0K S S U 9 8 PIE R_RST_N R0 9.9 PIE RST_N N00 I R8 PIE RST_N [8] 00K UE 0 I PIE R_RST_N R 9.9 PIE RST_N R8 PIE RST_N [8] 00K UF PIE R_RST_N R 9.9 PIE RST_N PIE RST_N [8] I R 00K PLTRST_UFFER epartment esigner Tony_ oc Number <oc> MF PLTRST_UFFER 0.0 U ate: Thursday, January, 0 Sheet of

12 PV0 0.UF Note: 0 Please close to J9. Pin Need placed within 0. inches of the XP connector [,] XP_VN_TO XP_VN_TO R PV0_STY [,,] [,,,] [,,,] [] RSM_RST_N PWRG_OREPWR SM_HOST_V_T SM_HOST_V_LK [] XP_VN_PREQ_N [] XP_VN_PRY_N [9] XP_FX_PORT0 [9] XP_FX_PORT [9] XP_FX_PORT [9] XP_FX_PORT [9] XP_FX_PORT [9] XP_FX_PORT XP_VN_PREQ_N XP_VN_PRY_N [9] XP_FX_PORT [9] XP_FX_PORT RSM_RST_N R0 K [] PWR_TN_XP PWRG_OREPWR R0 K [] XP_FX_PORT0 XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT RSMRST_R_N PWR_TN_XP RTEST_VN_N XP_PWRG_IN PV0 RTEST_VN_N SM_HOST_V_T R SM_XP_V_T SM_HOST_V_LK R SM_XP_V_LK TP_XP0_TK [,] XP_VN_TK XP_VN_TK R 0 XP_VN_TK_R J R0P_FS_IP XP_FX_PORT_LK0_R XP_FX_PORT_LK_R PU XP R0 R XP_FX_PORT8 XP_FX_PORT9 XP_FX_PORT0 XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT XP_FX_PORT LK_00M_XP_R_P LK_00M_XP_R_N PU_XP_J9_ XP_PU_RESET R9 RST_TN_XP XP_VN_TO XP_VN_TRST_N_R R 0 XP_VN_TI_R R0 XP_VN_TMS_R R XP_FX_PORT_LK0 XP_FX_PORT_LK XP_FX_PORT8 [9] XP_FX_PORT9 [9] XP_FX_PORT0 [9] XP_FX_PORT [9] XP_FX_PORT [9] XP_FX_PORT [9] XP_FX_PORT [9] XP_FX_PORT [9] K RST_VN_N XP_VN_TRST_N XP_VN_TI XP_VN_TMS LK_00M_XP_R_P [] LK_00M_XP_R_N [] XP_FX_PORT_LK0 [9] XP_FX_PORT_LK [9] [,] [,] [,] [,] XP_VN_TI XP_VN_TMS XP_VN_TK XP_VN_TRST_N RST_VN_N [] RST_TN_XP [] XP_VN_TO [,] XP_VN_TRST_N [,] XP_VN_TI [,] XP_VN_TMS [,] Need placed within. inches from VN/RGY R9 0 R00 0.UF XP_VN_TI XP_VN_TMS XP_VN_TK XP_VN_TRST_N PV0 R R R9 R PV0_STY PV_STY R.K PV_STY 0.UF [] PWR_TN_XP 0 0.UF [8,] POWER_ON PWR_TN_XP POWER_ON U I PWR_TN_VN_R_N R PWR_TN_VN_N PWR_TN_VN_N [] PV PV [] RST_TN_XP R.K [8,] 0.UF RST_EGE_N RST_TN_XP RST_EGE_N U I 0.UF RST_TN_VN_R_N R RST_TN_VN_N RST_TN_VN_N [] XP N PWR/RST UTTON epartment esigner Tony_ oc Number <oc> MF XP N PWR/RST UTTON0.0 U ate: Thursday, January, 0 Sheet of

13 PV_STY R K PV0 VN_PL_THERMTRIP_N VN_PL_THERMTRIP_N [] R K H_THERMTRIP_N_R E Q0 NPN_0 [] VN_THERMTRIP_N VN_THERMTRIP_N PV_STY R K PV0 VN_PL_PROHOT_N VN_PL_PROHOT_N [] R K H_PROHOT_N_R E Q NPN_0 [] VN_PROHOT_N VN_PROHOT_N ERROR NTL epartment esigner Tony_ oc Number <oc> MF ERROR NTL 0.0 U ate: Thursday, January, 0 Sheet of

14 PV_STY 0.UF PV_STY U9 SPI_VN_S0_N 8 [,] SPI_VN_S0_N SPI_VN_R_LK S Vcc SPI_VN_R_HOL_N R 0K [,] SPI_VN_R_LK SPI_VN_R_MOSI SK HOL [,] SPI_VN_R_MOSI WP SI SPI_VN_R_MISO R SPI_VN_MISO SO Vss [] SPI_VN_R_MISO SPI_VN_R_HOL_N [] SPI_ROM SPI_VN_R_WP_N [] SPI_VN_MISO SPI_VN_R_WP_N [,] IOS [,] [,] [,] [] SPI_VN_S0_N SPI_VN_R_LK SPI_VN_R_MOSI SPI_VN_MISO SPI_VN_S0_N SPI_VN_R_LK SPI_VN_R_MOSI SPI_VN_MISO U S SK SI SO SOKET8P 8 Vcc HOL WP Vss PV_STY SPI_VN_R_HOL_N SPI_VN_R_WP_N Note: THIS PRT WILL O-LY WITH SOKET USE LT SYMOL SSOITE WITH SOKET FOOTPRINT SPI_VN_R_HOL_N [] SPI_VN_R_WP_N [,] PV_STY R 0K SRTRST_N SRTRST_N [] 8 UF 8 UF UF 080_H PU SPI epartment esigner Tony_ oc Number <oc> MF PU_SPI 0.0 U ate: Thursday, January, 0 Sheet of

15 [] [] J M M0 0 M Q0 [,9] M M0 M M 0 0 Q0 M Q M Q0 [,9] [,9] M M M M M Q M Q [,9] 0 Q [,9] M M M M 0 Q M Q M Q [,9] [,9] M M M M M Q M Q [,9] 0 Q [,9] M M M M 99 Q M Q M Q [,9] [,9] M M M M 00 Q M Q M Q [,9] [,9] M M M M M Q M Q [,9] 98 Q 8 [,9] M M M M8 9 Q 9 M Q8 M Q [,9] [,9] M M8 M M9 M Q9 M Q8 [,9] 9 8 Q8 [,9] M M9 M M0 9 Q9 M Q0 M Q9 [,9] [,9] M M0 M M 9 0_P Q0 M Q M Q0 [,9] [,9] M M M M M Q M Q [,9] 9 Q [,9] M M M M 0 Q M Q M Q [,9] [,9] M M M M M Q M Q [,9] 90 Q [,9] M M M M 88 Q M Q M Q [,9] [,9] M M Q M Q M Q [,9] M S0 M Q M Q [,9] 9 Q 9 [,9] M S0 M S 08 0 Q 9 M Q8 M Q [,9] [,9] M S M S M Q9 M Q8 [,9] 9 Q8 [,9] M S M S_N0 Q9 0 M Q0 M Q9 [,9] [] M S_N0 M S_N 9 S0# Q0 M Q M Q0 [,9] [] M S_N TP_J_S_N M Q M Q [,9] 0 S# Q 8 TP_J_S_N 8 S# Q 0 M Q M Q [,9] M K_P0 M Q M Q [,9] S# Q [] M K_P0 M K_N0 K0 Q M Q M Q [,9] [] M K_N0 M K_P K0# Q M Q M Q [,9] [] M K_P M K_N M Q M Q [,9] K Q [] M K_N M KE0 8 K# Q M Q8 M Q [,9] [] M KE0 M KE M Q9 M Q8 [,9] 89 KE0 Q8 [] M KE M S_N KE Q9 M Q0 M Q9 [,9] [,9] M S_N M RS_N S# Q0 8 M Q M Q0 [,9] [,9] M RS_N M WE_N M Q M Q [,9] RS# Q [,9] M WE_N 9 WE# Q M Q M Q [,9] M Q M Q [,9] 0 S0 Q SM_HOST_V_LK_IMM0 0 S Q M Q M Q [,9] SM_HOST_V_LK_IMM0 SM_HOST_V_T_IMM0 00 SL Q M Q M Q [,9] SM_HOST_V_T_IMM0 S Q M Q M Q [,9] M OT0 Q M Q8 M Q [,9] [] M OT0 M OT M Q9 M Q8 [,9] 8 OT0 Q8 [] M OT OT Q9 M Q0 M Q9 [,9] M_0_M0 M Q M Q0 [,9] R 0 Q0 M_0_M M Q M Q [,9] R 0 8 M0 Q 9 M_0_M M Q M Q [,9] R 0 M Q M_0_M M Q M Q [,9] R8 0 9 M Q 8 M_0_M M Q M Q [,9] R 0 0 M Q 0 M_0_M M Q M Q [,9] R9 0 M Q 0 M_0_M M Q M Q [,9] R 0 M Q M_0_M M Q8 M Q [,9] R 0 89 M Q M_0_M8 M Q9 M Q8 [,9] R0 0 M Q8 M8 Q9 M Q0 M Q9 [,9] M QS_P0 Q0 9 M Q M Q0 [,9] [,9] M QS_P0 M QS_P QS0 M Q M Q [,9] Q [,9] M QS_P M QS_P QS Q 8 M Q M Q [,9] [,9] M QS_P M QS_P QS M Q M Q [,9] Q [,9] M QS_P M QS_P QS Q M Q M Q [,9] [,9] M QS_P M QS_P QS Q 8 M Q M Q [,9] [,9] M QS_P M QS_P QS M Q M Q [,9] Q 8 [,9] M QS_P M QS_P 88 QS Q 9 M Q8 M Q [,9] [,9] M QS_P M QS_P8 QS M Q9 M Q8 [,9] Q8 9 [,9] M QS_P8 M QS_N0 0 QS8 Q9 80 M Q0 M Q9 [,9] [,9] M QS_N0 M QS_N QS0# Q0 8 M Q M Q0 [,9] [,9] M QS_N M QS_N QS# M Q M Q [,9] Q 9 [,9] M QS_N M QS_N 0 QS# Q 9 M Q M Q [,9] [,9] M QS_N M QS_N QS# M Q [,9] 9 Q [,9] M QS_N M QS_N QS# [,9] M QS_N M QS_N QS# [,9] M QS_N M QS_N 8 QS# [,9] M QS_N M QS_N8 QS# [,9] M QS_N8 QS8# SONN0 R SRM SO-IMM (0P) [9,,,,] [9,,,,] SM_P9_LK SM_P9_T SM_P9_LK SM_P9_T R98 R99 SM_HOST_V_LK_IMM0 SM_HOST_V_T_IMM0 SM_HOST_V_LK_IMM0 [] SM_HOST_V_T_IMM0 [] RESS = 0x0 R_SOIMM_H0_ epartment esigner Tony_ oc Number <oc> MF R_SOIMM_H0 0. U hih-ta hen Size ate: Thursday, January, 0 Sheet of

16 PV_VR PV_R_VREF_Q_H [8,0] 0.UF [,0,,,] H_MEMHOT_O_N [,0] M RESET_N PV_R_VREF H 8 0.UF PV H_MEMHOT_O_N M RESET_N PV_R_VREF_Q_H PV_R_VREF H J 8 8 V 9 V 9 V 0 V 0 V 09 V 0 V V8 V9 V0 V V V V VSP EVENT# RESET# VREF_Q VREF_ VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS R SRM SO-IMM (0P) VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS 0 VTT VTT G G G G M E0 M E M E M E M E M E M E M E M E0 [,0] M E [,0] M E [,0] M E [,0] M E [,0] M E [,0] M E [,0] M E [,0] PV_R_VTT 0UF 00 PV_VR SONN0 R 00 PV_R_VREF H PV_R_VREF H [8,0] PV_VR R 00 0.UF 000PF 0 000PF 0UF 0UF 0UF 0UF 8 0UF R_SOIMM_H0_ epartment esigner Tony_ oc Number <oc> MF LNK 0.0 U ate: Thursday, January, 0 Sheet 8 of

17 [9] [9] PV [,] M M0 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M8 [,] M M9 [,] M M0 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M S0 [,] M S [,] M S [] M S_N [] M S_N [] M K_P [] M K_N [] M K_P [] M K_N [] M KE [] M KE [,] M S_N [,] M RS_N [,] M WE_N SM_HOST_V_LK_IMM SM_HOST_V_T_IMM [] M OT [] M OT R 0 R 0 R 0 R9 0 R 0 R0 0 R8 0 R 0 R 0 [,] M QS_P0 [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P8 [,] M QS_N0 [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N8 M M0 M M M M M M M M M M M M M M M M8 M M9 M M0 M M M M M M M M M M M S0 M S M S M S_N M S_N TP_J9_S_N TP_J9_S_N M K_P M K_N M K_P M K_N M KE M KE M S_N M RS_N M WE_N SM_HOST_V_LK_IMM SM_HOST_V_T_IMM M OT M OT M M0 M M M M M M M M M M M M M M M M8 M QS_P0 M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P8 M QS_N0 M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N8 J _P S0# 0 S# 8 S# S# K0 K0# K 8 K# 89 KE0 KE S# RS# 9 WE# 0 S0 0 S 00 SL S OT0 OT M0 M M M M M M M M8 QS0 QS QS QS QS QS QS QS QS8 QS0# QS# QS# QS# QS# QS# QS# QS# QS8# SONN0 R SRM SO-IMM (0P) Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q0 M Q M Q M Q M Q M Q M Q8 M Q9 M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q0 M Q M Q M Q M Q M Q M Q8 M Q9 M Q [,] M Q [,] M Q [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] RESS = 0x R_SOIMM_H_ [,,,,] SM_P9_LK [,,,,] SM_P9_T SM_P9_LK SM_P9_T R R SM_HOST_V_LK_IMM SM_HOST_V_T_IMM SM_HOST_V_LK_IMM [9] SM_HOST_V_T_IMM [9] epartment esigner Tony_ oc Number <oc> MF R_SOIMM_H 0. U hih-ta hen Size ate: Thursday, January, 0 Sheet 9 of

18 PV_VR PV_R_VREF_Q_H [8,0] 0.UF [,8,,,] H_MEMHOT_O_N [,8] M RESET_N PV_R_VREF H 0.UF PV H_MEMHOT_O_N M RESET_N PV_R_VREF_Q_H PV_R_VREF H J 8 8 V 9 V 9 V 0 V 0 V 09 V 0 V V8 V9 V0 V V V V VSP EVENT# RESET# VREF_Q VREF_ VSS 8 VSS 9 VSS VSS VSS 0 VSS VSS8 VSS9 9 VSS0 VSS VSS 8 VSS VSS VSS VSS R SRM SO-IMM (0P) VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS 0 VTT VTT G G G G M E M E M E M E M E0 M E M E M E M E [,8] M E [,8] M E [,8] M E [,8] M E0 [,8] M E [,8] M E [,8] M E [,8] PV_R_VTT 0UF 00 PV_VR SONN0 R 00 PV_R_VREF H PV_R_VREF H [8,0] PV_VR R 00 0.UF 000PF 000PF 0 0UF 9 0UF 0UF 0UF 0UF R_SOIMM_H_ epartment esigner Tony_ oc Number <oc> MF LNK 0.0 U ate: Thursday, January, 0 Sheet 0 of

19 [] [] [,] M M0 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M8 [,] M M9 [,] M M0 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M S0 [,] M S [,] M S [] M S_N0 [] M S_N [] M K_P0 [] M K_N0 [] M K_P [] M K_N [] M KE0 PV [] M KE [,] M S_N [,] M RS_N [,] M WE_N SM_HOST_V_LK_IMM0 SM_HOST_V_T_IMM0 [] M OT0 [] M OT R 0 R 0 R 0 R8 0 R0 0 R 0 R 0 R 0 R9 0 [,] M QS_P0 [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P8 [,] M QS_N0 [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N8 M M0 M M M M M M M M M M M M M M M M8 M M9 M M0 M M M M M M M M M M M S0 M S M S M S_N0 M S_N TP_J_S_N TP_J_S_N M K_P0 M K_N0 M K_P M K_N M KE0 M KE M S_N M RS_N M WE_N SM_HOST_V_LK_IMM0 SM_HOST_V_T_IMM0 M OT0 M OT M_0_M0 M_0_M M_0_M M_0_M M_0_M M_0_M M_0_M M_0_M M_0_M8 M QS_P0 M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P8 M QS_N0 M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N8 J _P S0# S# S# S# K0 K0# K K# KE0 KE S# RS# WE# S0 S SL S OT0 OT M0 M M M M M M M M8 QS0 QS QS QS QS QS QS QS QS8 QS0# QS# QS# QS# QS# QS# QS# QS# QS8# SONN0 R SRM SO-IMM (0P) Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q M Q M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] RESS = 0x R_SOIMM_H0_ [,9,,,] [,9,,,] SM_P9_LK SM_P9_T SM_P9_LK SM_P9_T R R SM_HOST_V_LK_IMM0 SM_HOST_V_T_IMM0 SM_HOST_V_LK_IMM0 [] SM_HOST_V_T_IMM0 [] epartment esigner Tony_ oc Number <oc> MF R_SOIMM_H0 0. U hih-ta hen Size ate: Thursday, January, 0 Sheet of

20 PV_VR PV_R_VREF_Q_H 0.UF [,] [,8,0,,] H_MEMHOT_O_N [,] M RESET_N PV_R_VREF H 0 0.UF PV H_MEMHOT_O_N M RESET_N PV_R_VREF_Q_H PV_R_VREF H J 8 8 V 9 V 9 V 0 V 0 V 09 V 0 V V8 V9 V0 V V V V VSP EVENT# RESET# VREF_Q VREF_ VSS 8 VSS 9 VSS VSS VSS 0 VSS VSS8 VSS9 9 VSS0 VSS VSS 8 VSS VSS VSS VSS R SRM SO-IMM (0P) VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS 0 VTT VTT G G G G M E0 M E M E M E M E M E M E M E M E0 [,] M E [,] M E [,] M E [,] M E [,] M E [,] M E [,] M E [,] PV_R_VTT 0UF 00 PV_VR SONN0 R 00 PV_R_VREF H R UF PV_R_VREF H [,] PV_VR 0 000PF 9 000PF 9 0UF 98 0UF 9 0UF 00 0UF 9 0UF R_SOIMM_H0_ epartment esigner Tony_ oc Number <oc> MF LNK 0.0 U ate: Thursday, January, 0 Sheet of

21 [] [] [,] M M0 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M [,] M M8 [,] M M9 [,] M M0 [,] M M [,] M M [,] M M [,] M M [,] M M [,] M S0 [,] M S [,] M S [] M S_N [] M S_N [] M K_P [] M K_N [] M K_P [] M K_N [] M KE PV [] M KE [,] M S_N [,] M RS_N [,] M WE_N SM_HOST_V_LK_IMM SM_HOST_V_T_IMM [] M OT [] M OT R9 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R9 0 [,] M QS_P0 [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P [,] M QS_P8 [,] M QS_N0 [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N [,] M QS_N8 M M0 M M M M M M M M M M M M M M M M8 M M9 M M0 M M M M M M M M M M M S0 M S M S M S_N M S_N TP_J0_S_N TP_J0_S_N M K_P M K_N M K_P M K_N M KE M KE M S_N M RS_N M WE_N SM_HOST_V_LK_IMM SM_HOST_V_T_IMM M OT M OT M M0 M M M M M M M M M M M M M M M M8 M QS_P0 M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P M QS_P8 M QS_N0 M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N M QS_N8 J _P S0# S# S# S# K0 K0# K K# KE0 KE S# RS# WE# S0 S SL S OT0 OT M0 M M M M M M M M8 QS0 QS QS QS QS QS QS QS QS8 QS0# QS# QS# QS# QS# QS# QS# QS# QS8# SONN0 R SRM SO-IMM (0P) Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q Q Q Q Q Q8 Q9 Q0 Q Q Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q0 M Q M Q M Q M Q M Q M Q8 M Q9 M Q8 M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q8 M Q9 M Q0 M Q M Q0 M Q M Q M Q M Q M Q M Q8 M Q9 M Q [,] M Q [,] M Q [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] M Q0 [,] M Q [,] M Q0 [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q [,] M Q8 [,] M Q9 [,] RESS = 0x [,9,,,] [,9,,,] R_SOIMM_H_ SM_P9_LK SM_P9_T SM_P9_LK SM_P9_T R9 R9 SM_HOST_V_LK_IMM SM_HOST_V_T_IMM SM_HOST_V_LK_IMM [] SM_HOST_V_T_IMM [] epartment esigner Tony_ oc Number <oc> MF R_SOIMM_H 0. U hih-ta hen Size ate: Thursday, January, 0 Sheet of

22 PV_VR PV_R_VREF_Q_H 8 0.UF [,] [,8,0,,] H_MEMHOT_O_N [,] M RESET_N PV_R_VREF H 0 0.UF PV H_MEMHOT_O_N M RESET_N PV_R_VREF_Q_H PV_R_VREF H J9 8 8 V 9 V 9 V 0 V 0 V 09 V 0 V V8 V9 V0 V V V V VSP EVENT# RESET# VREF_Q VREF_ VSS 8 VSS 9 VSS VSS VSS 0 VSS VSS8 VSS9 9 VSS0 VSS VSS 8 VSS VSS VSS VSS R SRM SO-IMM (0P) VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS8 VSS9 VSS0 VSS VSS VSS VSS VSS VSS VSS 0 VTT VTT G G G G M E M E M E M E M E0 M E M E M E M E [,] M E [,] M E [,] M E [,] M E0 [,] M E [,] M E [,] M E [,] PV_R_VTT 0UF 00 PV_VR SONN0 R0 00 PV_R_VREF H R UF PV_R_VREF H [,] PV_VR 0 000PF PF 9 0UF 0 0UF 99 0UF 9 0UF 9 0UF R_SOIMM_H_ epartment esigner Tony_ oc Number <oc> MF LNK 0.0 U ate: Thursday, January, 0 Sheet of

23 9 0.UF PV_STY U PV_VR R0.K PV_STY PV_VR R9 00 PV_R_VREF_Q_H [,9,,,] [,9,,,] SM_P9_LK SM_P9_T SM_P9_LK SM_P9_T R R8 SM_ISL908_LK SM_ISL908_T V GN SL S I RH RW R9.K VREF_Q RW OP + - U VREF_Q OP_F R 00 R. R00 UF RESS = 0x VREF_Q RW VREF_Q RW [] PV_STY PV_VR 0.UF PV_R_VREF_Q_H [] VREF_Q RW VREF_Q RW + - OP U R9 00 R09. R00 R9 00 UF VREF_Q OP_F IMM VREF epartment esigner Tony_ oc Number <oc> MF IMM VREF 0.0 U ate: Thursday, January, 0 Sheet of

24 R 8.K [] UF LKPG PV_STY PV_STY PV PU_LKPWRG_G LK_PWRG_N LOK GEN R 0 L L L00 L0 L L00 8 0UF 00 PV_LK_PI_R PV_LK_V_8_R U GN I 8 0.UF 0.UF [,,,] [,,,] Y V Y LK_PWRG_OE_N LKPG [] SM_HOST_V_T SM_HOST_V_LK LKPG LK_PWRG_N [] [] R. R00 U OE# GN I [] R. 9 0UF [] PV_LK_V_ORE_ [] R00 00 PV_LK_VIF [] LK_M_VN LK_PWRG_N SLP_S_N LK_PWRG_ELYE PV_LK_SR PV_LK_PI [] LKREQ_N [] LK_PWRG PV V Y 9 0.UF PV 0.UF R 0 LKPWRG_L PV_LK_V PV_LK_V_ORE_ PV_LK_VIF PV_LK_SR SM_HOST_V_T SM_HOST_V_LK LKREQ_N LK_PWRG PV_LK_XTL LK_M_VN R98 LK_M_VN_R LK_PI_STOP_PV LK_PWRG_N [] 0.UF LKPG [] 0.UF 0.UF 0.UF R K LKPWRG_L [] R 0 SLP_S_N_R LK_PWRG_ELYE P_LK_GEN_ R 0 LK_PWRG [] [] PV_STY 0 0.UF TH U LK_GEN LKREQ_N U I 9 0UF 00 VREF VPI_. V V8 V_ORE_._ V_ORE_._ VIF_ORE_. VSR_LVIO ST_. SLK_. ^^FS LKREQ# LKPWRG P#_. REF0_X PI_STOP#_. RESS = 0x PI_F_X PI_X LKREQ# PI_X VSEL_PI M_PI_X US_8MHZ_X TH 0.UF L9 L L00 LKREQ_N PWRG_OREPWR R 0K PV_STY PV_STY R9.9K X X SR_LRS SR#_LRS SR_LRS SR#_LRS SR_LRS SR#_LRS SR_LRS SR#_LRS SR_LRS SR#_LRS OT9_LRS SR_LRS OT9#_LRS SR#_LRS ST_LRS ST#_LRS IF0_LRS IF0#_LRS IF_LRS IF#_LRS IF_STOP#_ GNPI GN GN8 GNST GNSR_ GNSR_ GF 8 GNREF R0 0K FSL *0 PWRG_OREPWR [,,] XTL_LK_GEN_OUT XTL_LK_GEN_IN LK_00M_VN_MPLL_P LK_00M_VN_MPLL_N LK_00M_VN_HFHPLL_P LK_00M_VN_HFHPLL_N LK_00M_VN_MPLL0_P LK_00M_VN_MPLL0_N LK_00M_XP_R_P LK_00M_XP_R_N LK_00M_LKUFF_P LK_00M_LKUFF_N LK_9M_VN_US_P LK_9M_VN_US_N LK_00M_VN_ST_P LK_00M_VN_ST_N LK_00M_VN_GE_P LK_00M_VN_GE_N LK_00M_LKUF_FPG_P_R LK_00M_LKUF_FPG_N_R LK_IF_STOP_V IF (MHz) * R9.K [] [] PV_LK_V_ORE_ PV_LK_VIF [] 0 8PF PV_STY PV_LK_SR R 0M Y.88MHZ R 0 R9 0 LK_00M_VN_MPLL_P [] LK_00M_VN_MPLL_N [] LK_00M_VN_HFHPLL_P [] LK_00M_VN_HFHPLL_N [] LK_00M_VN_MPLL0_P [] LK_00M_VN_MPLL0_N [] LK_00M_XP_R_P [] LK_00M_XP_R_N [] LK_00M_LKUFF_P [] LK_00M_LKUFF_N [] LK_9M_VN_US_P [9] LK_9M_VN_US_N [9] LK_00M_VN_ST_P [9] LK_00M_VN_ST_N [9] LK_00M_VN_GE_P [8] LK_00M_VN_GE_N [8] PV_LK_V_ORE_ PV_LK_VIF PV_LK_SR LK_00M_LKUF_FPG_P [] LK_00M_LKUF_FPG_N [] PV_STY 8 0.UF PV_STY PV_STY epartment esigner Tony_ oc Number <oc> MF LK_GENERTOR 0.0 U ate: Thursday, January, 0 Sheet of 0UF UF UF 00 8PF R. R00 0.UF R. R UF R. R00

25 PV_STY L9 L PV_V R 0 Note The 0.uF P, PLESE LOSE U FOR EH V PIN 8 0UF V_LK_00M PV_STY PV_LK_UF L L UF 0.UF 0UF 0.UF 0.UF 0.UF 0.UF 8 0.UF Note The 0.uF P, PLESE LOSE U FOR EH V PIN [9] LKUFFER_PORT_EN_N R0 K LKUFFER_PORT_EN_N [] LKPWRG_L [9] LKUFFER_PORT_EN_N [] LK_00M_LKUFF_P [] LK_00M_LKUFF_N [] PLL_SELET [,,,] SM_HOST_V_T [,,,] SM_HOST_V_LK PV_STY R 8 0.UF 0K 0UF LK_00M_LKUFF_P LK_00M_LKUFF_N PLL_SELET LK_PWRG_R R99 0K LKUFFER_PORT_EN_N SM_HOST_V_T SM_HOST_V_LK PV_STY 0.UF PV_LK_UF V_LK_00M 8.UF 00 R U V GN N I K PIe clock buffer I SM address: / Y LK_PWRG_R_N_R U IF_0 voe_n IF_0_N voe_n 9 IF_ SR_IN IF N 0 SR_IN_N IF_ PLL_W IF N 8 SMT SMLK V V V V V LK_UFFER R0 8 IF_ IF N 0 IF_ IF N 9 IF_ IF N IREF GN GN GN PV_STY R8 K 8 LK_PWRG_R_N PV_VR LK_00M_LKUF_PE P_R LK_00M_LKUF_PE N_R LK_00M_LKUF_PE P_R LK_00M_LKUF_PE N_R LK_00M_LKUF_PIE_P0_R LK_00M_LKUF_PIE_N0_R LK_00M_VN_ST_P_R LK_00M_VN_ST_N_R LK_00M_NGFF_PE_P_R LK_00M_NGFF_PE_N_R LK_00M_LKUF_PE P_R LK_00M_LKUF_PE N_R R8 K P_LK_IREF R PWRG_R_V_R Q MT90WT 0.UF PV R9 K LK_PWRG_ELYE Q MT90WT R9 0 R R R R R0 R R R0 R R9 R R0 [,8] [,8] [,8] [,8] [,8] [,8] [,] [,] [9,] [9,] [,0] [,0] PWRG_R_V LK_PWRG_ELYE [] LK_00M_LKUF_PE P [,8] LK_00M_LKUF_PE N [,8] LK_00M_LKUF_PE P [,8] LK_00M_LKUF_PE N [,8] LK_00M_LKUF_PIE_P0 [,] LK_00M_LKUF_PIE_N0 [,] LK_00M_VN_ST_P [9,] LK_00M_VN_ST_N [9,] LK_00M_NGFF_PE_P [,0] LK_00M_NGFF_PE_N [,0] LK_00M_LKUF_PE P [,8] LK_00M_LKUF_PE N [,8] LK_00M_LKUF_PE P LK_00M_LKUF_PE N LK_00M_LKUF_PE P LK_00M_LKUF_PE N LK_00M_LKUF_PE P LK_00M_LKUF_PE N LK_00M_LKUF_PIE_P0 LK_00M_LKUF_PIE_N0 LK_00M_VN_ST_P LK_00M_VN_ST_N LK_00M_NGFF_PE_P LK_00M_NGFF_PE_N PWRG_R_V [,] [] TO Gold finger TO Gold finger TO PU TO PU TO NGFF LK_00M_LKUF_PE P LK_00M_LKUF_PE N LK_00M_LKUF_PE P LK_00M_LKUF_PE N LK_00M_LKUF_PE P LK_00M_LKUF_PE N LK_00M_LKUF_PIE_P0 LK_00M_LKUF_PIE_N0 LK_00M_VN_ST_P LK_00M_VN_ST_N LK_00M_NGFF_P LK_00M_NGFF_N PLL_SELET TO Gold finger PLL_SELET R. R9. R. R. R8. R. R. R0. R. R. R0. R. PV_STY R.K R.K LOK UFFER epartment esigner Tony_ oc Number <oc> MF lock uffer 0.0 U ate: Thursday, January, 0 Sheet of

26 [9] [9] STG_TX_P0 STG_TX_N0 [0,] I_SL [0,] I_S [,] POWER_ON [9] US_P_P [9] US_P_N [,] RST_EGE_N [] [] PE TX_0_P [] PE TX_0_N [] PE TX P [] PE TX N [] PE TX P [] PE TX N [] PE TX P [] PE TX N STG_TX_P0 STG_TX_N0 LOSE to PU I_LERT_N I_SL I_S [] LK_00M_LKUF_PE P [] LK_00M_LKUF_PE N [8] SERES TX_P [8] SERES TX_N POWER_ON US_P_P US_P_N RST_EGE_N I_LERT_N [] PIE RST_N [] PIE RST_N PE TX_0_P PE TX_0_N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N [8,8] SM LK [8,8] SM T SERES TX_P SERES TX_N 0.0UF 0.0UF PV_STY LK_00M_LKUF_PE P LK_00M_LKUF_PE N STG_TX P0 STG_TX N0 PIE RST_N PIE RST_N SM LK SM T KEY J PIE_X8_PRESENT_N SVR_I0 SVR_I URT_VN_TX URT_VN_RX_R SVR_I SVR_I PIE RST_N LK_00M_LKUF_PE P LK_00M_LKUF_PE N PE RX_0_P PE RX_0_N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N STG_RX P0 STG_RX N0 LK_00M_LKUF_PE P LK_00M_LKUF_PE N RSV SMUS_LERT_N SERES RX P 8 00PF SERES RX N 9 00PF PE RX P R8 00 SVR_I0 [8,9,] SVR_I [8,9,] URT_VN_TX [] SVR_I [8,9,] SVR_I [8,9,] PIE RST_N [] LK_00M_LKUF_PE P [] LK_00M_LKUF_PE N [] PE RX_0_P [] PE RX_0_N [] PE RX P [] PE RX N [] PE RX P [] PE RX N [] PE RX P [] PE RX N [] 0.0UF 0.0UF SM LERT_N [8,8] PE RX P [] PV_STY R8 00 LOSE to GOL FINGER STG_RX_P0 STG_RX_N0 LK_00M_LKUF_PE P [] LK_00M_LKUF_PE N [] SERES RX_P SERES RX_N URT_VN_RX [8,8] [8,8] [8,8] [8,9,] [8,9,] [8,9,] [8,9,] SM LK SM T SM LERT_N STG_RX_P0 [9] STG_RX_N0 [9] SERES RX_P [8] SERES RX_N [8] URT_VN_RX [] SVR_I0 SVR_I SVR_I SVR_I SVR_I0 R8.K SVR_I R8.K SVR_I R88.K SVR_I R8.K SM LK R0.K SM T R.K SM LERT_N R8.K 0UF 0_H 0 0UF PV_STY PV_STY 0 0UF 0_H 0_H [] PE TX P [] PE TX N [] PE TX P [] PE TX N [] PE TX P [] PE TX N [] PE TX P [] PE TX N [] PE TX_0_P [] PE TX_0_N [] PE TX P [] PE TX N [] PE TX P [] PE TX N [] PE TX P [] PE TX N GOLEN_FINGER PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N PE TX_0_P PE TX_0_N PE TX P PE TX N PE TX P PE TX N PE TX P PE TX N GOL_PI-E_X PE RX N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PE RX_0_P PE RX_0_N PE RX P PE RX N PE RX P PE RX N PE RX P PE RX N PV_STY PE RX N [] PE RX P [] PE RX N [] PE RX P [] PE RX N [] PE RX P [] PE RX N [] PE RX_0_P [] PE RX_0_N [] PE RX P [] PE RX N [] PE RX P [] PE RX N [] PE RX P [] PE RX N [] epartment esigner Tony_ oc Number <oc> MF LNK 0.0 U ate: Thursday, January, 0 Sheet 8 of

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Globalscale Technologies, Inc.

Globalscale Technologies, Inc. MM_M MM_L MM_ MM_ MM_ MM_ MM_ MM_ MM_ MM SL _S RM RM.Sch Storage Storage.Sch MM_M MM_L MM_ MM_ MM_ MM_ MM_ MM_ MM_ MM_ T T.Sch V_RSTn SP_OLn SP_WPn S_Z SP_Sn SP_S SP_MOS SP_MSO V_RSTn V_RSTn SP_OL SP_WP

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

CPU.MCA0_ACLKX AH31 AJ27 AK28 AH30 AG29 AJ31 AJ35 MCA[0]_AHCLKX MCA[0]_AHCLKR MCA[0]_ACLKR MCA[0]_ACLKX MCA[0]_AFSR MCA0_AFSX

CPU.MCA0_ACLKX AH31 AJ27 AK28 AH30 AG29 AJ31 AJ35 MCA[0]_AHCLKX MCA[0]_AHCLKR MCA[0]_ACLKR MCA[0]_ACLKX MCA[0]_AFSR MCA0_AFSX U- L L M T R T N P T0 R0 N N0 RSV RSV RSV RSV0 RSV RSV RSV RSV EM[]_TXLK EM[]_OL EM[]_RS EM[]_RXER M[0]_HLKX M[0]_HLKR M[0]_LKR M[0]_LKX M[0]_FSR M0_FSX M[0]_MUTE M[0]_XR[0] M[0]_XR[] M[0]_XR[]/M_FSX M[0]_XR[]/M_FSR

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35 V K R L FR nf nf Vcc E O MHZ_LK ENET_REF_LK ENET_MIO ENET_M MHZ_LK.K R Y OS_MHz LE_LK LE_SPEE LE_T nf is connected to P. ENET_TX ENET_TX ENET_RS ENET_RX ENET_RX ENET_REF_LK ENET_M ENET_MIO nf ENET_TX ENET_TX

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Reference Table. Contents. ABSOLUTE MAXIMUM RATINGS Voltage applied at Vin to GND V to 13 V

Reference Table. Contents. ABSOLUTE MAXIMUM RATINGS Voltage applied at Vin to GND V to 13 V UOO X SINGLE OR These schematics are provided exclusively to support the receiver for its internal activities. The schematics are provided "S IS". SEO makes no representations about the suitability of

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U X0.0 0-- :: I:\X\X0\.0\_POWER.Schoc ate: R K Power LE LE SW SW V P P P V V F Fuse U SRV0- VUS P M RX TX LE RX LE TX R K R K VUS - I J US->Uart US I/F E 00uF/V OUT IN = U -. V E 00uF/V OUT IN = U -. V E

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Page by Page Comparison

Page by Page Comparison Page by Page omparison ocuments ompared b layer_netra_evm_dec_0_00.pdf LYER_NETR_EVM_JUN_0.pdf Summary page(s) differ To see where the changes are, please scroll down. POWER OMINS EVM_V0 VOLT INPUT FROM

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

REV DESCRIPTION DATE BY

REV DESCRIPTION DATE BY REV ESRIPTION TE Y a * PMI reset threshold was increased from 0. volts to.0 volts by changing U from TPS0G0VR to TPS0GVR. *SYSOOT[] was changed from "0" to "", by changing R to NI and installing a 0k resistor

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC P0V PV J00 R_R R0 Res 00.uF JP0 Header R0 Res 0k 0 ode T 0.uF P0V R0 U0 Res.0K SH_UF 0R U0 OM V+ SH_MIN NO IN SH_SWITH SH_SWITH IN OM R0 GN NO Res 0 PI_ P0V R0 SH_MIN Res 0 0 pf mca SH_LER SH_LER U0 0R

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

POLARFIRE EVAL KIT PAGE NO 22 DEBUG CIRCUITRY. 23 LEDs and IO-HEADER CONNECTOR VSC8575-MAC INTERFACE VSC8575 CONNECTIONS VSC8575-POWER & GROUND

POLARFIRE EVAL KIT PAGE NO 22 DEBUG CIRCUITRY. 23 LEDs and IO-HEADER CONNECTOR VSC8575-MAC INTERFACE VSC8575 CONNECTIONS VSC8575-POWER & GROUND POLRFIRE EVL KIT PGE NO PGE NO 0 PGE EUG IRUITRY 0 LOK IGRM LEs and IO-HEER ONNETOR 0 NK- ONNETIONS VS-M INTERFE 0 R MEMORY-NK VS ONNETIONS 0 NK-0 ONNETIONS VS-POWER & GROUN 0 NK- ONNETIONS ZL0_LOK IRUIT

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev. EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO

More information

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

WAND REV:C1. PCB SN: L=4, 95 x 95 mm

WAND REV:C1. PCB SN: L=4, 95 x 95 mm WN REV: P SN:00000 L=, x mm PGE TITLE P0 Index P0 Expansion ONN. P0 - & M-S P0 HOST & lient P0 udio & RJ P0 LVS & HMI & ST HOLE HOLE HOLE HOLE -P P P HOLE HOLE NUT-0M0-0M NUT-0M0-0M HOLE HOLE NUT-0M0-0M

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

SHEET BASE BINARY HEX BASE ( RJ ) DEVICE PCF8575 I2C EEPROM TLV320AIC3106. RJ - Right Justified BASE BINARY HEX BASE ( RJ ) DEVICE SHEET PCF8575

SHEET BASE BINARY HEX BASE ( RJ ) DEVICE PCF8575 I2C EEPROM TLV320AIC3106. RJ - Right Justified BASE BINARY HEX BASE ( RJ ) DEVICE SHEET PCF8575 POWER OMINS EVM_V0 VOLT INPUT FROM EXTERNL POWER SUPPLY EVM_V0.0 VOLT OUTPUT FROM TPS EVM_V. VOLT OUTPUT FROM TPS EVM_V_. VOLT NLOG LO OUTPUT FROM TPS00 EVM_V_. VOLT IGITL OUTPUT FROM TPS00 EVM_V. VOLT

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

CAPACITIVE LOADS ALL UNUSED I/O'S 10pF LOADS PAGES AFXII RING PAGES 8-10 PAGE 5 FF1738 PAGE 4 XGI. DDR2 MEMORY 64 bit wide 128MB MHz

CAPACITIVE LOADS ALL UNUSED I/O'S 10pF LOADS PAGES AFXII RING PAGES 8-10 PAGE 5 FF1738 PAGE 4 XGI. DDR2 MEMORY 64 bit wide 128MB MHz MGT HRTERIZTION OR FOR V FXII OMPTILE POWER IN.0V PITIVE LOS LL UNUSE I/O'S 0pF LOS PGES - GTP/GTX0 PGE GTP/GTX PGE FXII RING PGES -0 FPG POWER SOURE ON OR REGULTION ORE.0V @ 0 MPS GTP/GTX PGE VO.V T MPS

More information

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15 MP_ MP_ MIIV JP HEE JP V0 V V V S_0 S_ S_0 S_ MIILK STTSTOP ESET SMP_ SMP_ HEE JP 0V 0V 0V 0V 0V 0V 0V 0V HEE X 000 JP9 000 MII VP VP 9 0 POTSLE POTH POTL POTSLE POTSLE POTH POTL POTSLE 9 0 HEE X 000 HEE

More information

CPU AML8613 USB HOST JTAG KEY CARD Block RCA-3 AUDIO 2CH COAX OUTPUT. pin140/tms pin141/tdi pin142/tck pin143/tdo

CPU AML8613 USB HOST JTAG KEY CARD Block RCA-3 AUDIO 2CH COAX OUTPUT. pin140/tms pin141/tdi pin142/tck pin143/tdo R- VS/RG OX OUTPUT UIO H L/R UIO MPLIFIER R JTG L/R IE PU ML SPI FLSH WQ0/KHL0 (bit/bit/bit Option) SRM ML-TG/ ML-TG/ IN.V/. LO -. - MP0.V/00m.V/0m US HOST IR Remote in ard Reader (S/MM/MS) US HOST US

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG ate: feb 0 Kiad... ev: V Size: Id: / Title: alatea ile: alatea.sch Sheet: / License: Y-S PowerSypply PowerSypply.sch X NK()/NK(X) 0/ PIe/S/SPI/ONI NK()/NK0(X)/TP P OUPLIN POW SUPPLY.sch 0_[0..] 0_[0..]

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch opyright ERN. This documentation describes Open Hardware and is licensed under the ERN OHL v... You may redistribute and modify this under the terms of the ERN OHL v... (http://ohwr.org/ernohl). This documentation

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST 0 [] [] [] [] [] [] [] [] [] [] [] [] MOSI MISO SK 0 H H N_MS TMS RX TX SL J P_MOSI P_MISO P_SK P_ P_IO0 P_IO P_IO P_ P_ 0 P0_GN P_NT P_GN/NT P_RXL/SS P_TXL P_IO P_(SL) P_(S) P_ P_0 0 P0_ P_ P_IO P_R+

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 .

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 . V.7uF,0V.LESR.7uF,0V.LESR 0.uf,V,00 R 69K U- U- U- V TO V U OOT VIN EN SS TPS.nF,0V,00 9 P PH GN 7 OMP 6 VSNS U- U-6 R SKFL-TP V0_OMP L.7uH V0_SNS V0 R 0.K,% R + 00uF,0V V0_TP V0 R.0,06 V SMPS SMPS_/ SMPS6

More information

GR-PEACH(mbed-RZ/A1) Circuit schematic X28

GR-PEACH(mbed-RZ/A1) Circuit schematic X28 R-PEH(mbed-RZ/) ircuit schematic X -M0 0-E Released under the reative ommons ttribution Share-like.0 License http://creativecommons.org/licenses/by-sa/.0 R-PEH esign by ore orporation SHT. Sheet SHT. ME-F

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

NOTE: please place R8 close to J1

NOTE: please place R8 close to J1 Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information