GR-PEACH(mbed-RZ/A1) Circuit schematic X28

Size: px
Start display at page:

Download "GR-PEACH(mbed-RZ/A1) Circuit schematic X28"

Transcription

1 R-PEH(mbed-RZ/) ircuit schematic X -M0 0-E Released under the reative ommons ttribution Share-like.0 License R-PEH esign by ore orporation SHT. Sheet SHT. ME-F / Serial Flash / Switch / LE lock SHT. US U Host/Function / ETHER / S Slot lock SHT. Expansion /F / rduino / WiFi / Xbee lock SHT. PU Power / lock lock ore o.ltd., R-PEH(mbed-RZ/) oard ircuit SHT. PMP ocument Number X-M0-E Rev 0 Size ate: Thursday, June, 0 Sheet of

2 R SHT. ME-F / Serial Flash / Switch / LE lock U RS00VL mbed P_//L_T0/LRX//TLK/TO/Rx/V0_T P_//L_T/LTX//TS/TO/Tx/V0_T TT_TX TT_RX nrstsw JP VR 0.uF/V M U Vin Vout SEN R VR 0K f you use US bus power supply, please keep in i n mind that it exceeds the 00m by the method used. Switch LE P_0/0/L_T/LRX0/V0_LK/TO//Rx/V0_T P_//L_T/LTX0//TO/SST/Tx/V0_T P_//V0_T0/TX/L0_T/ F P_//V0_T/SK/RX/L0_T/ F P_//V0_T/Tx/L0_T/ P_//V0_T/Rx/L0_T/ SW0 LE_USER LE_R LE_ LE_ VR R 0K 0.uF/V M SWLK SWO JP PJ.0. TT_SWLK R 0 TT_SWO R 0 TT_TX TT_RX 0 0.uF/0V M d XN0MR- nmrst U RESET/PO0_0 V V XTL SWLK/PO0_0/SK0/T0_MT XTL SWO/PO0_//T_MT PO0_/US_ONNET/SK0 PO0_/US_VUS PO0_/SSEL0/T0_P0 US_M PO0_/LK/T0_MT/US_FTOLE US_P PO0_/TS PO0_/0/T0_MT0 PO0_/0/T0_MT PO_/TR/SSEL PO_//T0_MT/SK PO0_/T_MT0/ 0 PO0_/TX/T0_MT PO0_//T_MT/ PO0_/RX/T0_MT0 PO0_/SL PO0_0/T_P0 PO0_/S T/PO0_/0/T0_MT VR 0.uF/V M 0.uF/V M R VR X S-00P(.000MHz) OE V N R 0.uF/V M R 0K L TE00-00-P-T00 nrstsw 00K R.k Q VR VR RZF00P0 S US EVE VUS (Micro US onnector) 0.uF/V M N U-MR-S0-S P Vus P P - P P + P P N P P P P P VR R0 0K PO0_/RTS/T0_P0/SLK TMS/PO0_//T_P0 PO0_/ TO/PO0_//T_MT0 TRST/PO0_//T_MT PO0_//T_MT/WKEUP P LPUFH/0 0 P SW SKRPE00 R 0K 0.uF/V M SWO SWLK nmrst TP.0mm TP.0mm TP.0mm SW SW SWR mbed-f Reset Switch Preliminary SW Port VR VR FLSH P_/L_T/SP_0/Tx P_/L_T/SPLK_0/LTX0/SK/0 P_/L_T0/SPO00_0/Rx P_/L_T/SPO0_0/SSSK/TS/S P_/L_T/SPO0_0/SS/RTS/S P_/L_T/SPO0_0/SST/TO R R R /W R /W R /W R /W R K R K R k /W R k /W R k /W R k /W Serial FLSH M U MXLEM-0 S V SK S/O0 SO/O WP/O HOL/O 0.uF/V M VR 0.uF/0V M LE_R LE_ LE_ R0 K R K R K LE R LE SMLPRW R 0 R 0 R 00 S Q RYM00N0 Q RYM00N0 Q RYM00N0 S S LE_USER R K S LE K Q SML-UW RYM00N0 VR VR USER LE R 0 (RE) VR VR R 0 R 0 TT_SWO TT_SWLK R 0K SW0 UF RS00VL JT V TMS/SWO U TK U0 JP0_/TO V JP0_0/T V0 TRST JT_TMS JT_TK JT_TO JT_T JT_TRST R 0k /W R 0k /W R 0k /W R 0k /W R 0K R 0 R 0 R 0*NP VR N 0 FTSH-0-0-F--K*NP 0.uF/V M JT MP-0 User Switch SW SKRPE00 0.uF/V M ore o.ltd., R-PEH(mbed-RZ/) oard ircuit Notice:This board is not compatible with V tolerant signal. Size ocument Number Rev X-M0-E 0 ate: Thursday, June, 0 Sheet of

3 SHT. US U Host/Function / ETHER / S Slot lock VUS Supply Jumper U RS00VL US ETHER P_/L0_T/TO0/FLE/SK/0/MM_ P_/L0_TON0/ET_TXER//Tx/S_TX/UO_LK/PWM/0 VUS0 M_0 P_0 VUS M_ P_ P_/L0_T0/TO0/FLE/Rx/Tx//MM_ P_/L0_TON/ET_MO//S/S_TS/RTS/K0/PWM/ P_/WE/QMUL/ET_M/V0_VSYN//Rx/ERx/L_T P Y Y P US0_EN US0_O US0_M US0_P R R 0.uF/V M US_M US_P ET_nRST ET_MO ET_M VR R0 K R K 0.uF/V M R 00K L VR0 0.uF/V M uf/0v M TE00-00-P-T00 U TPS0V EN O N R 00K VUS US_M US_P OPEN : VUS not Supply SHORT : VUS Supply RZ_VUS JP KPHS00 -P-.S()*NP L TE00-00-P-T00 US h. EVE/HOST WiFi-Module(P) / R-F Exclusive use WiFi-Module(P) or R-F ET_VR 0uF/0V M ZNR VR uF/V M N U-MR-S0-S P Vus P P - P P + P P N P P P P P US h.0 EVE/HOST Micro US onnector f you use US bus power supply, please keep in i n mind that it exceeds the 00m by the method used. P_0/L0_LK/ET_TXLK//SK/S_SK/Tx/PWM/RSPK Y R P0_/V0_HSYN/TLK/PWM/ET_TXEN/L0_T/_H R P0_/V0_VSYN/TLK/PWM/ET_TXER/L0_T/_V N R /W P0_/V0_T0/TO0/PWME/ET_TX0/L0_T/_0 N0 R /W P0_/V0_T/TO0/PWMF/ET_TX/L0_T/_ N R /W P0_/V0_T/TO0/PWM/ET_TX/L0_T/_ M R /W P0_/V0_T/TO0/PWMH/ET_TX/L0_T/_ Y P_/L0_TON/ET_RXLK/SSSK/UO_X/S_SK0/TO/SK P_/L0_TON/ET_RXV/SSRx/S_RX0/TO/Rx P_/L0_TON/ET_/SS/UO_X/S_TX0/TO/Txq ET_TXLK ET_TXEN ET_TXER ET_TX0 ET_TX ET_TX ET_TX ET_RXLK ET_RXV ET_ ET_TXER ET_TX ET_TX ET_TX ET_TX0 VR R 0K U LN0-EZK TXER,TX/(PU)/T TX,/()/- TX/()/- TX/TX/- TX0/TX0/- TXP TXN R.F 0.W R.F 0.W R0.F 0.W R.F 0.W ET_TXP ET_VR R 0/0.W N TX+ S J P0_/V0_T/TO/ET_RX0/L0_T/_ J0 P0_/V0_T/TO/ET_RX/L0_T/_ H P0_0/V0_T/TO/ET_RX/L0_T/_ H0 P0_/V0_T/TO/ET_RX/L0_T/_ P_/N/ET_OL P0_/TLK/PWM/ET_RS/L0_T0/_FL R R /W P_//V_T0/RSPK/RTS//SK R R /W P_//V_T/0/ERx/Rx R R /W P_//V_T/ U R /W P_//V_T//ETx/Tx K P_/R/SSSK/Rx0/TO/ ET_RX0 ET_RX ET_RX ET_RX ET_OL ET_RS VR R k /W R k /W R k /W R k /W SLK S S S_ ET_TXEN ET_TXLK R ET_ R ET_RX R /W ET_RX R /W ET_RX0 R /W ET_RX R /W ET_RXLK R ET_RXV R TXLK RX RX RX0 RX RXLK RXV 0 0 TXEN/TXEN/- TXLK/NU/-,RX/()/PHY0 RX/NU/PHY RX/RX/MOE RX0/RX0/MOE0 RX/NU/RMSEL RXLK/NU/PHY RXV/RXV/- RXP RXN RS 0 R.k % ET_TXN ET_RXP ET_RXN 0pF/0V 0 0pF/0V 0pF/0V 0pF/0V 0.0uF/V M VR LE_ LE_ LE_ K K TX- RX+ RX- REEN YELLOW J000NL*NP P P P P ETHERNET (RJ onnector) R 0/ ET_OL ET_RS R0 R OL RS OL/RS_V/MOE RS/NU/- LE/LE/REOFF LE/LE/TSEL LE_ TSEL VR R.K R.K ET_MO ET_M R MO M VR 0.uF/V M ET_VR LE_ R.K R 0 LE_ VR REOFF = 0 nternal Regulator Enable S SLK S ZNR VRL0RF ZNR VR R R0 VRL0RF ZNR VRL0RF K K ZNR VRL0RF MicroS Slot N SH000 /T V T T T0 LK M ZNR VR uF/V M VR VR P R S_ P _ET P P P P P P P 0 P OM ZNR VR0000 0uF/0V M R k VR 0.uF/V M ET_nRST X S-00P-.000MHz 0ppm R OE V N RST XTL/LK XTL V V VR P P 0 ET_VR uf/v M 0.uF/V M 0pF 0V J 0.uF/V M VR TSEL R 0K R 0K R 0K R 0K R 0K R 0K R0 0K R 0 RX0 RX OL RX RXLK RX R.K LE_ MOE0 MOE MOE RMSEL PHY0 PHY PHY TSEL = nterrupt Function Enable VR KP0HS00 ET_VR ntsel pin Pull-own : TX_ER/TX RMSEL pin Pull-own l-own : M MOE MOE[0:] 0,,pin Pull-Up : uto-negotiation Enable PHY[0:] = uF/V M 0uF/0V M 0.uF/V M 0uF/0V M ore o.ltd., R-PEH(mbed-RZ/) oard ircuit Notice:This board is not compatible with V tolerant signal. Size ocument Number Rev X-M0-E 0 ate: Thursday, June, 0 Sheet of

4 SHT. Expansion /F / rduino / WiFi / Xbee lock U RS00VL NTS R /F rduino U RS00VL WiFi Xbee V V V V P_0/TXLKP/L_T0/L0_T/V_T0/Tx/TO0/RSPK P_/TXLKM/L_T/L0_T/V_T/Rx/TO0/0 P_/TXP/L_T/L0_T/V_T/SK/TO/ P_/TXM/L_T/L0_T/V_T/Tx/TO/ P_/TXP/L_T/L0_T0/V_T/Rx/TO/V0_T P_/TXM/L_T/L0_T/V_T/UO_X/TO0/FE/V0_T P_/TX0P/L_T/L0_T/V_T/Tx//SPF_/V0_T P_/TX0M/L_T/L0_T/V_T/Rx/TO0/SPF_/V0_T P_//RSPK0/ET_RXLK/TS/S_TX0/TO P_//0/ET_RXV/TX/S_RX0 P_//ET_RX/V0_T/SS0/LRX0/L_T/_/0 P_0//ET_RX/V0_T0/SSRx0/LTX0/L_T0/_0/ P_0/L0_T/TO0/FRE/RSPK/MM_ P_//00/V0_T/SPO_0/Tx/SK0/L_T/ P_0/SL0/V0_T/TLK/0/_V/V0_VSYN P_/S0/V0_T/TLK//_H/V0_HSYN P0_0/V0_LK/TLK/PWM/ET_TXLK/L0_T/_LK P_/N/V0_VSYN/_FL P_0//ET_TXLK/V0_T0/SPO00_/ML_LK//_0/L0_T P_//ET_TXER/V0_T/SPO0_/ML_T/TO/_/L0_T P_//ET_TXEN/V0_T/SPO0_/ML_S/TO/_/L0_T P_//ET_RS/V0_T/SPO0_/ERx/TS/_/L0_T P_/0/ET_TX0/V0_T/SSSK/SPLK_/SK/_/L0_T0 P_//ET_TX/V0_T/SS/SP_/Tx/_/L0_T P_//ET_TX/V0_T/SSRx/Rx/_/L0_T P_//ET_TX/V0_T/SSTx/ETx/RTS/_/L0_T P_/L0_T0/NF0/TRET0/TO/S /MM_ P_/L0_T/NF/TRET/TO/S_WP_/ P_0/L0_T/NF/TRET/TO/S /MM_ P_/L0_T/NF/TRET/TO/S_0_/MM_0 P_/L0_T/NF/S_LK_/MM_LK P_/L0_T/NF/UO_X/S_M_/MM_M P_/L0_T/NF/TRELK/S /MM_ P_/L0_T/NF/TRETRL/S /MM_ P_/N0//REQ0/_/V0_T P_/N//_/V0_T P_0/N//TLK P_/N//TLK P_/N/V0_HSYN/WT P_/N P_/Rx/RSPK//MM_/L0_TON P_/Tx/0/L0_TON/MM_/L0_TON P_/SPF_//L0_TON/MM_/L0_TON0 P_/SPF_///MM_/L0_LK P_//0/V0_T/SPO_0/N_LK/Rx0/L_T/ P_/0/0/V0_T/SPO_0/Rx/Tx0/L_T/0 P_/L0_T//TO/PWMH/SSTx0/V0_T P_/L0_T//TO/PWM/SSRx0/V0_T P_/L0_T/0/TO/PWMF/SS0/V0_T P_/L0_T/RSPK/TO/PWME/SSSK0/V0_T P_//SP_/TO/TX/PWMF/S_/SS P_//SPO0_/TO/Rx/PWM/S_/V0_LK P_//SPO_0/SPO0_/TO/0/PWMH/Rx P_//SPO0_0/SPO00_/TO/RSPK/PWM/Tx/SST P0_/V0_T/SS/00/L0_T0/_ P0_/V0_T0/SSRx/0/L0_T/_0 P0_/V0_T/SSTx/0/L0_T/_ P0_/V0_T/SSSK/RSPK0/L0_T/_ P_/L0_TON/ET_TXEN/Rx/S_RX/TEN0/PWM/ P_//V_T/SPO00_/SPF_/TO/PWM/Tx/SSSK P_/SL/V0_T/FR//L_EXTLK P_/S/V0_T/ET_OL//TR P_/SL/V_VSYN/ERx//_/V0_T P_/S/V_HSYN/LRX0//_/V0_T P_0/V0_T/TO/SK/L0_T/_ P_/V0_T/TO/Tx/L0_T/_ P_/V0_T/TO/Rx/L0_T/_ P_/V0_T/TO/L0_T/_ P_0/V0_T/S 0/Tx/MM_/L0_TON P_/V0_T/S 0/Rx/MM_/L0_TON P_/V0_T0/S_LK_0/RTS/MM_LK/L0_TON P_/V0_T/S_0_0/TS/MM_0/L0_T0 P_0/L0_T/L_TON/S 0/MM_/SSRx/Rx0/ P_/L0_T/L_TON/S_0_0/MM_0/SSTx/Tx/SK/ P_/L0_T0/L_LK/S_LK_0/MM_LK/SPO0_/SSSK/Tx/ P_/L0_T/L_TON0/S_M_0/MM_M/SPO_/SS/Rx/ P_/L0_T/L_TON/S 0/MM_/SPO_/SSRx/Tx/ P_/L0_T/L_TON/S 0/MM_/SPO_/SSTx/Rx/ P_/RS/V0_T/ET_TXER/RX/Rx/SS/TO0 P_//V_T/UO_X//ET_OL N P P0 0 L K F 0 F E E0 V W0 T0 T T R R R0 Y Y Y H J L0 L M0 M V W Y F0 E Y V T U T M J H H F H U _0 _ P P P P P P0 P P 0 P P P P O0 O O O O O O O O O O0 O O O P0 P R.k R.k R.k 0.uF/V M 0.uF/V M 0.uF/V M 0.uF/V M R R R R R % R % R % R % 00 %*NP 00 %*NP 00 %*NP 00 %*NP NTS NTS NTS NTS LV_LK_P LV_LK_N LV_TX_P LV_TX_N LV_TX_P LV_TX_N LV_TX0_P LV_TX0_N P P P P P P _V _H _LK _FL _[0:] P[:] [0:] O[0:] Short if you want to use internal pull-up resistor JP JP JP JP R.k R.k R.k R.k VR SL S SL S nwfrst SEL0 SEL HSTSEL URT_TX URT_RX URT_RTS URT_TS PS_ PS_0 PS_LK PS_M PS_ PS_ nxrst XSLEEP R V N 000*NP N [0:] SEL0 000*NP URT_RX URT_TX nwfrst P P P P S SL PS_LK R 0 JP JP JP0 JP JP JP R0 0 R 0 * rduino onnector / R Expantion onnecor * VR VR0 V 0 WF Module (ROHM P) Exclusive /F URT or US VR K V 0.uF/V M VR0 uf/0v M N VR 0.uF/V M F0-0P-0.V() N0 FSS-0-0*NP N FSS-0-0*NP uf/0v M VR 0.uF/V M N uf/v M 0 FSS-0-0*NP TH S-TH.0 N FSS-0-0*NP R 0 R 0 R 0 R 0 JP JP _LK _H _V _FL S SL URT_TS URT_RTS SEL HSTSEL PS_0 PS_ PS_LK PS_M PS_ PS [0:] N R-PEH X-M0 N0 N N TH PW Hole.0/.TH R 0 P P P0 P P P P P FSS-0-0*NP VR R0.k R.k N FSS-0-*NP NTS NTS P[:] * 0 0 N N N N N US_P US_M VR JP 0.uF/V M 0uF/0V M VUS US_M US_P VR0 N N URT_RX URT_TX X nxrst N FSS-0-0*NP P P LV_TX0_N LV_TX0_P LV_TX_N LV_TX_P LV_TX_N LV_TX_P LV_LK_N LV_LK_P 0 P P P P NTS NTS VR * : Short t if you want to use PWM Signal * : Short if you want to use L-F(R***) * : Short if you want to use /F * : Short if you want to use WiFi-Module(Rohm i-module(rohm P) Xbee/Zigbee Module /F VR N FSS-0-0*NP X XSK X X N V00*NP N FSS-0-0*NP SL S O O O O0 O O 0 R K /W N FSS-0-0*NP VR VR O O O O O O O O0 REF N0 0 R 0 0 0V00*NP 0.uF/V M 0.uF/V M 0 JP JP * O[0:] uf/0v M VR P0 P XO XSK X URT_TS XSLEEP URT_RTS X P_//L_T/Rx//RTS/RSPK/V0_T0 P_//L_T/Tx/SK/0/V0_T P_//L_T/L0_TON/Tx//V0_T P_//L_T/L0_TON/Rx//V0_T XSK X X X J P_/KE/V0_T0/ET_TX0/TX/SSTx/TO J P_/R/WR/V0_T/ET_TX/RX/SSSK/TO K P_/WE0/QMLL/V0_T/ET_TX/TS/SS/TO K P_/WE/QMLU/V0_T/ET_TX/RTS/SST/TO E P_//V0_T/N_LK/SK0/L0_T0/0 URT_TX URT_RX URT_TS URT_RTS XO 0 ore o.ltd., R-PEH(mbed-RZ/) oard ircuit Notice:This board is not compatible with V tolerant signal. Size ocument Number Rev X-M0-E 0 Thursday, June, 0 ate: Sheet of

5 SHT. PU Power / lock lock VR USVcc K00HS 00m.uF/0V M uf/0v M 0uF/0V M 0.uF/V M 0.0uF/V M 000pF/0V M UH RS00VL Y USVcc Vref Remove R to use e an external reference voltage. Vref VR R 0 K00HS 00m R0 0 REF System lock 0.uF/V M.uF/0V M VR 0.uF/V M X R OE V N S-00P(.MHz) U RS00VL Y EXTL P0_0/M_OOT0 Y XTL P0_/M_OOT H P_0/M_OOT/S0/V0_T/ET_M/SK/LTX0/TO0 P0_/M_LK P0_/M_LKS R R00 R0 R0 R0 VR k k k k k VR USPVcc K00HS 00m.uF/0V M uf/0v M 0uF/0V M 0.uF/V M 0.0uF/V M 000pF/0V M USPVcc Vcc Vcc W 0 R 0 0.uF/V M VR K00HS 00m VR 0uF/0V M RT_X RT_X VRP VRM 0.uF/V M 0.uF 0.uF/V M 0.uF/V M R VVcc VVcc PLLVcc W 0.uF/V M.uF/0V M P0_/RT_X P0_/RT_X REXT REFR LVSREFR R0 k % R0.k % R0.k % K00HS 00m.uF/0V M UE RS00VL P_/SL/V0_LK/Rx//N_LK P_/S/V_LK/Rx//_LK/L_EXTLK 0 P_//ET_RX0/V0_T/SSSK0/L0_TON/L_T/_/RSPK E P_//ET_RX/V0_T/SSTx0/TO/L_T/_/ P_//RSPK0/V0_T/SPO0_0/Rx//L_T/TO Y P_/L0_TON/SSTx/L_EXTLK/S_TS0/RTS0/TO/S/WTOVF N P_/L0_T/TO0/FWE/Tx/Rx//MM_ K0 P_/L0_T/L_TON/S 0/MM_/SSSK/Tx/SK0/0 K P_/L0_T/L_TON/S_WP_0/SS/Rx/Tx0/ P_/L0_EXTLK/0/V_LK/V0_LK/S P_0/WE/QMUU/H/V0_HSYN/Tx/ETx/L_T E P_//V0_T/Tx0/L0_T/ E P_0/0/V0_T/L0_TON/Rx0/L0_T/ F P_//V0_T/L0_TON/SK/L0_T/ H P_/S/V0_T/ET_TXLK/TX/V0_LK/SSSK/TO0 J P_/S/V0_T/ET_TXEN/SK/Tx/SSRx/TO0 K P_//SS/ET_RX0/Tx0/TO/0 L P_0//SSRx/ET_RX/Tx/TO/ L P_//SSTx/ET_RX/Rx/TO/ M P_//SSSK/ET_RX/TO/ N P_//SS/ET_MO/TO/ N P_//SST/ET_RS/TO/ P P_0//00/ET_/SK/S_SK0 P P_/0/0/RX/0 V P_//V_T/SPO0_/SPF_/TO/PWM/Rx/SS W P_0//V_T/SPO0_/TO/Tx/PWM/S_0/SSTx Y P_/0/SPLK_/TO/SK/PWME/S_/SSSK P_0//SPO_0/Tx0/TLK/ P_//SPO_0/Rx0/0/ L P_/V0_T/S 0/SSSK/MM_/L0_T L P_/V0_T/S_WP_0/SS/L0_T M P_/V0_T/S 0/SST/MM_/L0_T T P_/V0_T/S_M_0/SK/MM_M/L0_TON V KO uf/0v M 0.uF/V M 0 0 J J0 J J J J K K0 K K K K L L0 L L L L M M0 M M M M N N0 N N N N P P0 P P P P P U U W W W W W W Y 0 0 Y0 VVss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 LVSPLLVcc LVSPVcc LVSPVcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc0 Vcc Vcc Vcc Vcc Vcc Vcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc0 PVcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc PVcc0 PVcc PVcc Vss Vss E F J K M R R T T U W W0 0 L M N P W W W W W W Y Y0 W 0 0.uF/V M LVSPVcc 0.uF/0V M 0.uF/V M.uF/0V M 0.uF/V M 0.uF/V M.uF/0V M 0.uF/V M.uF/0V M 0.uF/V M 00 VR.uF/0V M VR K00HS 00m 0.uF/V M uf/0v M 0.uF/V M uf/0v M 0 0.uF/V M uf/0v M 0.uF/V M 0 0.uF/V M 0.uF/V M 0 0.uF/V M 0.uF/V M uF/V M 0.uF/V M 0.uF/0V M VR 0.uF/V M 0.uF/V M 0 0.uF/V M 0 VR 0.uF/V M 0 0.uF/V M US lock Video lock udio lock R0 k SNP VR X R0 OE US_X US_X V N 0.uF/V M S-00P(.000MHz) VR VR X R0 Y OE VEO_X Y VEO_X 0.uF/V M S-00P(.000MHz) VR X R W OE UO_X W UO_X V N 0.uF/V M S-00P(.MHz) V VR0_ U V V RZ_VUS VR0 VR S U K V V uf/v M 0.uF/V M VUS S K R00M-0 JP PJ.0. VR0_ S uf/v M 0.uF/V M V Y NM Y RES N 0.uF/V M R00M-0 JP VR PJ.0. K R00M-0 JP0 PJ uF/V M 0uF/V M uf/v M 0 0uF/V M 0uF/V M uf/v M 0 EN F L VRE pf/0v M LX.uH/ Rm N P P oost R0S 0.uF/V M R k uf/v M 0.uF/V M EN F pf/0v M oost L 0.uF/V M LX.uH/ Rm V V R 0k % R K/% EN F 0 x_utopfm oost VRE LX N N N P PN 0 PN POO R0S R LE K 00 SML-PW L 0.uF/V M.uH/. Rm 0 P R 00pF/0V M 0 Power LE (reen) uf/v M 00pF/0V M VR uf/v M 0.uF/V M ore o.ltd., Short if you do not want to drop p the voltage at the diode R-PEH(mbed-RZ/) oard ircuit Size ocument Number Rev X-M0-E 0 Notice:This board is not compatible with V tolerant signal. Thursday, June, 0 ate: Sheet of

6 SHT. PMP R-PEH X-M0 N0 N N 0 0 N N N N N N N rduino ompatible Socket/Headder N N0 Singal Name N...V.V.0V N N V PO ir Remarks N PU PO ir P_ P_ P_0 N P_ / P_ P_ JP P_ JP P_ JP0 P_ SP JP P_ JP P_ JP P_ P**_** :Short JP*,if you want to use. N PU PO ir P_ P_ Vref Vref N N P0_ P0_ P0_ SP0 P0_ P_ 0 P_ JP P_ JP P_ P**_** :Short JP*,if you want to use. N N N N PU P_ P_ P_ P_ P_ P_ P_ P_ PU P_ P_ P_ P_ P_ P_ P_ P_0 PO ir PO ir Non onnection +.V System Reset +.V +.0V N N +.-V N0 N N N N N SK S SL SL S +.V SK URT Tx Rx URT Rx Tx SK SP URT0 Tx Rx N SPF / SS0 SPF RX TX TR SK Tx Rx S SK SS Rx Tx 0 V0 V0 L L L HSync 0 Vs/Hs/e L V0 PWM PWM Vs/Hs/e Vs/Hs/e Vs/Hs/e LK R-PEH edicated Expansion Socket/Headder N N N N N N N N N N PU PO ir P0_0 P_ P_0 P_ P_ P_ PU PO ir P_0 P_ P_ P_ P_ P_ P_ P_ P_ 0 P_0 PU PO ir P_ P_ P_ P_0 NTS NTS.V N PU PO ir P_ P_ P_ P_ P_ P_0 P_ P_ PU NTS NTS VUS M P PO ir Eus SP Multi PWM 0 / LVS S L NTS S NTS US Tx SK O O O O0 S SL N S SL 0_N 0_P _N _P _N _P LK_N LK_P Tx Rx RX TX M LK 0 WP VUS M P RTS URT Tx Rx SK TS S ML T LK URT URT URT TO V0 MM 0 Rx Tx Rx Tx Rx Tx 0 M LK 0 WP SS Eus TO L Eus Tx Rx SK Rx Rx SPF UO X SP L SK 0 0 L V0 TO TO TO TO 0 H F E F H 0 LK HSync VSync VSync TO TO TO V0 V0 L L UO X V0 V0 V0 LK 0 LK H V FL R-LE / User LE LE PU PO ir P_ LE_RE LE P_ R LE_REEN P_ LE_LUE LE P_ RE LE_USER User utton LE PU PO ir SW0 P_0 Switch USER_UTTON0 US PU PO Signal ir Name P_ O EN US0 VUS Enable P_ O Over urrent ETHER PHY LE U MicroS Slot LE N PU PO Signal ir Name P_ O RST P_ O M P_ MO P_ OL P0_ RS P0_ TXER P0_ O TXEN P_0 TXLK P0_ O TX0 P0_ O TX P0_ O TX P0_ O TX P_ P_ P_ P0_ P0_ P0_0 P0_ 0 Xbee ompatible Socket N PU V P_ P_ P_ N P_ N.. N.. N.. N.. 0 N N PU N.. P_ P_ P_ N0 P_ N.. Vref P_ P_ 0 P_ N PU P_ P_ N.. N.. N.. P_ N.. P_0 +.V 0 P_ P_ N.. N +.V +.V +.V P_ P_ P_0 0 P_ N P_ N.. N N.. P N.. M P_0 0 N PU PO Signal ir Name PullUp T P_ /T P_ M +.V V P_ LK N P_ T0 PullUp T P ET N OM PO ir PO ir PO ir RXV RXLK RX0 RX RX RX V URT SP SP SS Vref UO SS SP US +.V Rx Tx SK +.V X T URT Tx Rx P SS SK URT Rx N RX TX URT TS URT RTS URT Tx WiFi-Module(ROHM P) Socket TO TO TO TO TO TO L US M URT SK TO L V0 0 0 V0 L V0 S0 L MM S0 0 MM 0 L URT SK S0 PO M LK SP SP SP M MO OL RS TXER TXEN TXLK TX0 TX TX TX RXV RXLK RX0 RX RX RX SK R-PEH X-M0 MM LK L 0 URT Tx SS SK URT Rx L Vs/Hs/e V0 S0 M MM M L URT Rx URT Tx L Vs/Hs/e V0 S0 MM L URT Tx S0 MM L Rx URT SS Tx LE 0 U SW N LE R-PEH X-M0 ottom View N N 0 R-PEH X-M0 N0 0 SS SS Rx ore o.ltd., R-PEH(mbed-RZ/) oard ircuit Size ocument Number Rev X-M0-E 0 ate: Thursday, June, 0 Sheet of

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35 V K R L FR nf nf Vcc E O MHZ_LK ENET_REF_LK ENET_MIO ENET_M MHZ_LK.K R Y OS_MHz LE_LK LE_SPEE LE_T nf is connected to P. ENET_TX ENET_TX ENET_RS ENET_RX ENET_RX ENET_REF_LK ENET_M ENET_MIO nf ENET_TX ENET_TX

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

NOTE: please place R8 close to J1

NOTE: please place R8 close to J1 Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P

More information

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST 0 [] [] [] [] [] [] [] [] [] [] [] [] MOSI MISO SK 0 H H N_MS TMS RX TX SL J P_MOSI P_MISO P_SK P_ P_IO0 P_IO P_IO P_ P_ 0 P0_GN P_NT P_GN/NT P_RXL/SS P_TXL P_IO P_(SL) P_(S) P_ P_0 0 P0_ P_ P_IO P_R+

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

P&E Embedded Multilink Circuitry

P&E Embedded Multilink Circuitry MP PWM_LE MP PWM_LE.Sch MP Power MP Power.Sch MP USER_LE MP USER_LE.Sch P&E Embedded Multilink ircuitry MP MU MP MU.Sch MP_9_Temp_Sensor MP_9_Temp_Sensor.Sch RESET KG RESET_TO_TGT_PSS GN_TO_TGT_PSS TGT_TX

More information

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V. [K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio

More information

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL

More information

5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1

5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1 JTG hain US to URT L RJ Socket PHY Micro S ard Socket HPS IO 空置 00-00 Soaseoard.(Final) PHY connect_.v V_EXT JTG_FPG_TO S_LK connect_.v SX IO N_RX connect_.v URT_TS URT_RTS RT_T S_ S_M S_T S_T S_T S_T0

More information

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2 9 0 TX nternal Reference loop filter for internal V vco_cp R.0 vco_vtune loop filter for VX vcxo_cp R0 0 vcxo_vtune V_TX: 0 0u VTX Vcc X UT /TU V_TX: R 0 0n p cgen_int_ref p vcxo_clk R 0 refer Ref ode

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch opyright ERN. This documentation describes Open Hardware and is licensed under the ERN OHL v... You may redistribute and modify this under the terms of the ERN OHL v... (http://ohwr.org/ernohl). This documentation

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board

Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board EFM Wonder Gecko MU Plugin oard Function Page History Rev. escription Front Page EFM Microcontroller Initial Version. Imported from GG MU Plugin oard. EFM Power EFM onnectors Signal ssignments # Signal

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada PSU- ll Sheets PSU_S_0_.Schoc;PSU_S_0_.Schoc;PSU_S_0_.Schoc S-0 ate: //00 Time: :: PM File: MSTERSHEET.SHO Sheet of University of ritish olumbia Physics & stronomy epartment Scuba Project gricultural Road

More information

AKD4554-E Evaluation board Rev.0 for AK4554

AKD4554-E Evaluation board Rev.0 for AK4554 SHI KSI [K4554] K4554- valuation boar Rev.0 for K4554 GNRL SRIPTION K4554- is an evaluation boar for the portable igital auio 6bit / an / converter, K4554. The K4554- can evaluate / converter an / converter

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Dev Board for CC IMX28. Mechanicals Board Size should be 7 X 8 inches Group similar connections together (ENET, USB, UART, etc) H5 ANT1

Dev Board for CC IMX28. Mechanicals Board Size should be 7 X 8 inches Group similar connections together (ENET, USB, UART, etc) H5 ANT1 0 S oard Size should be X inches roup similar connections together (NT, US, URT, etc) S URT T OUT NT Power Supplies TM US0 (OT) umpers and switches need to be organized in functional groups and labeled

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

Changed in Rev.3. Title. Revision: Size: A4 Number:

Changed in Rev.3. Title. Revision: Size: A4 Number: ontent:. R Memory. Nand Flash, I, SPI Memory, S card. Ethernet M. Ethernet Phy 0. Ethernet Phy. RS-, ebug RS-, User leds, Relay leds. N0, N, External RT. US, US power switch. L onnector, Expansion onnector,

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014 ON V_US M P GN SH SH US _WURTH_ R ZERO.JTN R US US R n N.K_P.KLTN Q U_, V_N TP SISTETN INRUSH IRUIT x Header_KN n N R ZERO.JTN ZERO.JTN Notes: o not install R if URT Vcc_Reg is connected to V (Vcc_US),.Uf,.V,

More information

DO NOT POPULATE FOR 721A-B ASSY TYPE

DO NOT POPULATE FOR 721A-B ASSY TYPE V R 0 R 0 R 0 R 0 R 0 R 0 TP TP pf 000pF 000pF 000pF R R R R R K % 0.0uF R.0K % 000pF IFFOUT pf R K % R 0 0 UVJ R K % U LTUH PLLIN PLLFLTR F IFF IFFOUT SENSE SENSE SENSE RUN/ UVJ SGN LKOUT OOST TG G OOST

More information