WAND REV:C1. PCB SN: L=4, 95 x 95 mm
|
|
|
- Darrell Warner
- 5 years ago
- Views:
Transcription
1 WN REV: P SN:00000 L=, x mm PGE TITLE P0 Index P0 Expansion ONN. P0 - & M-S P0 HOST & lient P0 udio & RJ P0 LVS & HMI & ST HOLE HOLE HOLE HOLE -P P P HOLE HOLE NUT-0M0-0M NUT-0M0-0M HOLE HOLE NUT-0M0-0M NUT-0M0-0M P P0TNR0 HOLE WNOR ESIGN N ISLIMER These design materials referred to in this document are *NOT SUPPORTE* and O NOT constitute a reference design. Only "community" support is allowed via resources at Wandboard.org forums. THERE IS NO WRRNTY FOR THE ESIGN MTERILS, TO THE EXTT PERMITTE Y PPLILE LW. EXEPT WH OTHERWISE STTE IN WRITING THE OPYRIGHT HOLERS N/OR OTHER PRTIES PROVIE THE ESIGN MTERILS "S IS" WITHOUT WRRNTY OF NY KIN, EITHER EXPRESSE OR IMPLIE, INLUING, UT NOT LIMITE TO, THE IMPLIE WRRNTIES OF MERHNTILITY N FITNESS FOR PRTIULR PURPOSE. THE TIRE RISK S TO THE QULITY N PERFORMNE OF THE ESIGN MTERILS IS WITH YOU. SHOUL THE ESIGN MTERILS PROVE EFETIVE, YOU SSUME THE OST OF LL NEESSRY SERVIING, REPIR OR ORRETION. This board was designed as an evaluation and development tool. It was not designed with any other application in mind. s such, these design materials may or may not be suitable for any other purposes. If used, the design material becomes your responsibility as to whether or not it meets your specific needs or your specific applications and may require changes to meet your requirements. FM FM0S-X FM FM0S-X FM FM0S-X FM FM0S-X FM FM0S-X FM FM0S-X FM FM0S-X FM FM0S-X WNOR.ORG INEX Size ocument Number Rev ustom WN ate: Wednesday, pril, 0 Sheet of
2 oard to oard ETHER_P ETHER_N ETHER_P ETHER_N LE_T LVS0_TX0_N LVS0_TX0_P LVS0_TX_N LVS0_TX_P LVS0_TX_N LVS0_TX_P LVS0_TX_N LVS0_TX_P LVS0_LK_N LVS0_LK_P LVS0_LT_TRL LVS0_ LVS0_V TP TP, I_S, I_SL HMI_LKP HMI_LKM HMI_0P HMI_0M HMI_P HMI_M HMI_P HMI_M HMI_HP TP HMI_E _SL _S REV: elete:,,,0 TP0 TP ST_RXP ST_RXN TP TP TP TP0 TP TP TP TP TP TP TP TP0 TP TP TP V Power Source from Main oard ETHER_P ETHER_N ETHER_P ETHER_N LE_T LVS0_TX0_N LVS0_TX0_P LVS0_TX_N LVS0_TX_P LVS0_TX_N LVS0_TX_P LVS0_TX_N LVS0_TX_P LVS0_LK_N LVS0_LK_P LVS0_LT_TRL LVS0_ LVS0_V ep0_self_test ep0_hp I_S I_SL HMI_LKP HMI_LKM HMI_0P HMI_0M HMI_P HMI_M HMI_P HMI_M HMI_HP HMI_ HMI_E _SL _S PIE_LKP PIE_LKN PIE_LKP PIE_LKN PIE_TXP PIE_TXN PIE_RXP PIE_RXN PIE_TXP PIE_TXN EX_nPREST PIE_RXP PIE_RXN PIE_LK_OE PIE_LK_OE PIE_nWKE PIE_nRST ST_RXP ST_RXN J +V +V E_ E_ E_ E_ E_ E_ E_ E_ E_ E_0 E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_0 E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_0 E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ E_0 E_ E_ E_ E_ E_ E_ E_ E_ E_ E_ ETHER_0P ETHER_0N ETHER_P ETHER_N LE_nLINK00 LE_nLINK000 ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_LK ISP0_HSYN ISP0_VSYN ISP0_NTRST ISP0_RY ISP0_V ISP0_KL RSV0 R_NNF_S0 R_NNF_S R_NNF_S R_NNF_S R_NNF_S R_NNF_R0 R_NNF_WP R_NNF_LE R_NNF_LE R_NNF_WE R_NNF_RE RSV R_NNF_0 R_NNF_ R_NNF_ R_NNF_ V Power Source from Main oard ETHER_0P ETHER_0N ETHER_P ETHER_N LE_nLINK00 LE_nLINK000 ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_LK ISP0_HSYN ISP0_VSYN ISP0_NTRST ISP0_RY ISP0_V ISP0_KL TP TP TP TP TP TP TP TP TP0 TP TP TP TP TP TP TP0 TP0 TP0 ST_TXP ST_TXN TP US_OTG_O TP TP TP0 TP TP US_OTG_I US_OTG_P US_OTG_N US_OTG_VUS US_OTG_PWR_ US_H_O Std_SSRXP Std_SSRXN _RIN Std_SSTXP Std_SSTXN US_HOST_N US_HOST_P TP U_RX U_TXFS U_TX U_TX UIO_LK TP TP S_ S_M S_WP S_T S_T TP TP TP TP TP TP TP0, I_SL, I_S, I_SL, I_S URT_TS URT_TX URT_RX URT_RTS TP0 TP TP TP0 GPIO_ GPIO_ GPIO_ TP TP TP TP TP TP0 TP0 TP GPIO_ ST_TXP ST_TXN US_HU_RESET_ US_OTG_O Std_SSRXP Std_SSRXN _RIN Std_SSTXP Std_SSTXN US_OTG_I US_OTG_P US_OTG_N US_OTG_VUS US_OTG_PWR_ US_H_O Std_SSRXP Std_SSRXN US.0 _RIN Std_SSTXP Std_SSTXN US_HOST_N US_HOST_P US_H_VUS U_RX IS U_TXFS U_TX U_TX UIO_LK udio lk Np Nn S_ S_M S_WP S_T S_T S_T S_T SPI_MOSI SPI_MISO SPI_SLK SPI_S0 SPI_S I_SL I_S I_SL I_S URT_TS URT_TX URT_RX URT_RTS S S GPIO_ UX_V_ GPIO_ GPIO_ GPIO_ MNF MNF MNF MNF0 MNF MNF MNF_WTHOG V_RT J P # MXM.0--H. # P R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_0 R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_ R_NNF_0 U_RX U_TXFS U_TX U_TX GPIO LK0 SPIF_OUT Np Nn S_LK S_LE R 0-REIM_E0 S_PWR S_T0 S_T S_T S_T SPI_MOSI SPI_MISO SPI_SLK SPI_S0 SPI_S URT_TS URT_TX URT_RX URT_RTS URT_ URT_SR URT_TR URT_RI PWR_TN nreset_tn GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ MNF0 MNF MNF MNF MNF MNF TP TP TP TP TP TP TP TP TP TP TP TP TP TP0 TP TP TP TP TP0 TP TP TP U_RX U_TXFS U_TX U_TX TP SPIF_OUT TP TP S_LK TP TP S_T0 S_T TP TP SPI_MOSI SPI_MISO SPI_SLK SPI_S0 SPI_S TP TP TP TP TP TP TP TP TP nreset_tn GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ TP TP TP TP TP00 TP0 TP0 MXM.0--H. WNOR.ORG LOK IGRM Size ocument Number Rev ustom WN ate: Wednesday, pril, 0 Sheet of
3 JK - IN +V utton MWS--K 0 L U/V/XR- 0.U/V/XR- +V 00 0U/0V/XR- 0.U/V/XR- U IN OUT J MEEHJZ J R R 0K-%-R.0K-%-R 0.U/V/XR- 00 0U/0V/XR- +.V _RES LE LE00-G GRN R 0-R RESET TS-N-V nreset_tn U/0V/XR--X nreset_tn URT Micro-S +.V +.V URT_TX URT_RX URT_RTS URT_TS URT_TX R 0-R URT_RX R 0-R URT_RTS URT_TS 0.U/V/XR- 0.U/V/XR- URT_RTS R0 URT_TS R R 0-R R 0-R REV:; add R,R _+ _+ 0-R-X 0-R-X 0.U/V/XR- 0 U + + _- _- - - Tin Rout Tin Rout V 0.U/V/XR- V+ V- M0RUZ Tout Rin Tout Rin 0.U/V/XR- RS_TX RS_RX RS_RTS RS_TS RS_nTS RS_TX RS_nRTS RS_RX OM_ OM 0 SU-M-. E /-L 00 S_T S_T S_LK S_T0 S_T S_M S_ S_WP S_T S_T S_LK S_T0 S_T S_M S_ S_WP R -R S_LKO R 0K-R R 0K-R R00 0K-R R0 0K-R R0 0K-R R0 0K-R R0 0K-R R0 0K-R R 0K-R-X U/0V/XR- MS T /T 0 V LK VSS T0 T M 0.U/V/XR- usr-h. RS_RTS R0 0-R-X RS_nTS R0 0-R RS_nRTS RS_TS R0 0-R-X RS_nRTS R0 0-R RS_nTS REV:; add R0,R0 00P- 00P- 00P- 00P RS_TX RS_RX RS_RTS RS_TS WNOR.ORG -& M-S & RJ &RT Size ocument Number Rev ustom WN ate: Wednesday, pril, 0 Sheet of
4 HOST US +V +V R 0K-R-X R 0K-R-X U IN OUT O TPS0VR-X TP LO_VUS +V R 0K-R-X US_OVRURn R 0-R-X US_H_O US_H_O US_HOST_N US_HOST_P Std_SSTXN Std_SSTXP _RIN Std_SSRXN Std_SSRXP LO_VUS US_HOST_N R 0-R US_HOST_P R 0-R Std_SSTXN Std_SSTXP _RIN Std_SSRXN Std_SSRXP E 00 E 00 R 0-R R 0-R R 0-R R 0-R 0 /-L /-L-X PG0000MR-X PG0000MR-X F HOST_M HOST_P PG0000MR-X PG0000MR-X PG0000MR-X SM00-00 PG0000MR-X PG0000MR-X H H F US_ USH VUS M P SSTXN SSTXP SSRXN SSRXP SHIEL0 SHIEL USX--.0 E 00 /-L OTG US US_OTG_PWR_ US_OTG_VUS 00 0U/0V/XR- R 0K-R US_OTG_PWR_ R0 00-R US_OTG_VUS R 0K-R-X +V U IN OUT O TPS0VR R 00 -R VUS_V US_OTG_O US_OTG_O US_OTG_N US_OTG_P US_OTG_I US_OTG_N US_OTG_P US_OTG_I R 0-R-X VUS_V R 00 -R PG0000MR-X IO_V.ML00-X 00.U/V/XR- PG0000MR-X USH_ PG0000MR-X +V M P I PTH_ PTH_ Mini- PTH_ PTH_ F USH_ US MINI US--S-R E 00 /-L WNOR.ORG Host & lient US Size ocument Number Rev ustom WN ate: Wednesday, pril, 0 Sheet of
5 UIO RJ SPIF.V REV:; add U,R,R,R,, REV: WN udio & mplifier WNOR.ORG ustom Wednesday, pril, 0 Size ocument Number Rev ate: Sheet of LINEOUT_L T_UXR I_SL V HP_R UIO_VG U_RX I_S U_TXFS SYS_MLK UIO_V U_TX UIO_PFILT UIO_LK U_TX MI_IN T_UXL LINEOUT_R HP_L MI_IS MIIS MI_MIN_P0 MI_M HSOL HSOR MI_M MI_MIN_M0 MI_MIN_P MI_MIN_M HP_L HP_R UIO_OUT_L UIO_OUT_R T_UXL UXR UXL T_UXR V MIIS ETHER_P ETHER_N ETHER_N YLE+ E0P ETHER_N EP LN_P ETHER_0P EP EP ETHER_0N ETHER_P E0N ETHER_P LE_nLINK000 GLE- GLE+ LE_T LE_nLINK00 I_S I_S I_SL I_SL TRL_T TRL_LK U_TX U_RX U_TXFS U_TX IS_IN0 IS_OUT0 IS_LRLK0 IS_SLK0 SPIF_OUT YLE- HP_V V MI_M UIO_LK I_SL, I_S, U_TXFS U_TX U_RX U_TX ETHER_P ETHER_N ETHER_N ETHER_0N ETHER_0P ETHER_N ETHER_P ETHER_P LE_T LE_nLINK000 LE_nLINK00 I_S, I_S, I_SL, I_SL, U_TXFS U_TX U_RX U_TX SPIF_OUT PV +.V MI_G MI_G +.V PV +.V +.V +.V V V R 0-R P- R 0-R-X 0 P- R 0-R 00 R 0-R-X IO_V.ML00-X R0 0-R-X 0 0P- 0 0.U/V/XR- R 0-R L 0/-L 0 0.0U/V/XR- 0.U/V/XR- U/0V/XR- P- U/0V/XR- R 0-R R 0-R-X U/0V/XR- LINEOUT EPJ-0- R0 0-R-X R 0K-R 00P--X 0.U/V/XR- R -R 00.U/V/XR- R 0-R R 0-R R -R R 0-%-R R0 0-R-X U SGTL000XN/R IS_SLK N LINEIN_L PFILT VIO N SYS_MLK IS_OUT IS_IN HP_L TRL_T N TRL_LK N HP_R V LINEOUT_L LINEOUT_R MI N LINEIN_R IS_LRLK V TRL_R0_S TRL_MOE HP_V N VG MI_IS -P R0 0-R 00 R 0/-L R K-%-R U/0V/XR- 0.U/V/XR- 00 R 00-R-X R 0-R LINEIN EPJ-0- R0 0-R P- R0 0-R-X R.K-R U/0V/XR- 0.U/V/XR- R0 0-%-R R K-%-R R 0-R 0 U/0V/XR- 00P--X 00 R0 0-R R -R SPIF KYT-0-T V VIN R -R 00 U/V/XR- IO_V.ML00-X F 0/-L R 0-R 0.U/V/XR--X IO_V.ML00-X R.K-%-R TP U TPS0KR-X IN NR OUT 0.U/V/XR U/V/XR- R 0-R LN RT-M L L L L H 0 H T0+_0+ TT_T T0-_0- RT_T R+_+ YLE- R-_- YLE+ N_+ GLE-_OLE+ N_- GLE+_OLE- N_+ N_- R 0-R-X R 0-R R00 0-R-X R 0-R-X 0 0.U/V/XR- 00 R 0-R R -R 0.U/V/XR- R 0K-R 0.U/V/XR- R 0-R-X E 00 F /-L 000P- MI EPJ-0- P- R 0-R IO_V.ML00-X U TPSKR IN NR OUT R 0-R 00 R 00-R-X R 0-R R 0-R-X R 0-R 00 0U/.V/XR- R 0-R R 0-R-X R -%-R TP R 0-R
6 TTL LVS ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_LK ISP0_VSYN ISP0_HSYN ISP0_RY ISP0_NTRST ISP0_V ISP0_KL ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T ISP0_T0 ISP0_T ISP0_T ISP0_T ISP0_LK ISP0_VSYN ISP0_HSYN ISP0_RY ISP0_NTRST ISP0_V ISP0_KL RN 0-RSP R_SS_T R_SS_T R_SS_T R_SS_T0 RN 0-RSP R_SS_T R_SS_T R_SS_T R_SS_T RN 0-RSP R_SS_T R_SS_T R_SS_T R_SS_T0 RN0 0-RSP R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T RN 0-RSP R_SS_T R_SS_T R_SS_T RN 0-RSP R_SS_T0 R_SS_T R_SS_T R_SS_T R 0-R R 0-R R 0-R R 0-R R 0-R R 0-R R 0-R R_SS_PLK R_SS_VSYN R_SS_HSYN R_ISP0_RY R_ISP0_NTRST R_ISP0_V R_ISP0_NTRST_, I_S, I_SL, I_S, I_SL, I_S, I_SL R_SS_T0 R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T +.V R_ISP0_NTRST R_ISP0_V I_S I_SL I_S I_SL I_S I_SL JP 0 0 FH-0X-H. JP 0 0 FH-0X-H. R_SS_T0 R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T R_SS_T +.V R_SS_T0 R_SS_T R_SS_T R_SS_T R_SS_PLK R_SS_VSYN R_SS_HSYN R_ISP0_RY SPI +.V +.V JP LVS0_TX0_N LVS0_TX0_N LVS0_TX0_P R_ISP0_NTRST_ LVS0_TX0_P R 0-R LVS0_TX_N LVS0_LK_N LVS0_TX_N LVS0_LK_N LVS0_TX_P LVS0_LK_P LVS0_TX_P 0 LVS0_LK_P LVS0_TX_N LVS0_LT_TRL LVS0_TX_N LVS0_LT_TRL LVS0_TX_P LVS0_ LVS0_TX_P LVS0_ LVS0_TX_N LVS0_V LVS0_TX_N LVS0_V LVS0_TX_P LVS0_TX_P 0 SPI_MOSI SPI_MISO SPI_SLK SPI_S0 SPI_S FH-0X-H. SPI_MOSI SPI_MISO SPI_SLK SPI_S0 SPI_S +V JP 0 0 +V GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ REV:;add R,R add PWM Function FH-0X-H. HMI ST HMI_E +.V T HMI_M HMI_P _SL _S HMI_M HMI_P +V F SM00-00 HMI_M HMI_P IO_V.ML00-X IO_V.ML00-X _SL _S HMI_M HMI_P IO_V.ML00-X 0 VI T- T+ T_S SL S ST_TXP_P ST_TXN_N ST_RXN_N ST_RXP_P T- T+ T_S R K-R E_ IO_V.ML00-X ST--LTH HMI_E R0 0-R +V HMI_HP /E HMI_HP HMI_0M HPLG HMI_0M REV:;add R0 +V HMI_0P T0- +V HMI_0P IO_V.ML00-X T0+ _SL R.K-R-X T0_S _S R.K-R-X IO_V.ML00-X E_ HMI_LKP LK_S E HMI_LKP 0 0 HMI_LKM LK+ N HMI_LKM U/V/XR- LK- IO_V.ML00-X G G G G G G G G HMI--P0./H. ST TX+ TX- RX- RX+ # # 0 0.0U/V/XR- ST_TXP 0.0U/V/XR- ST_TXN 0.0U/V/XR- ST_RXN 0.0U/V/XR- ST_RXP ST Power SPWR_ WF00-/W000-S0 ST_TXP ST_TXN ST_RXN ST_RXP REV:;add,SPWR_ IO_V.ML00-X 0 0.U/V/XR- WNOR.ORG LVS & HMI & ST Size ocument Number Rev ustom WN ate: Wednesday, pril, 0 Sheet of
Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.
lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI
Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page
Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient
SR-uSOM-MX6 PCB rev 1.5
SR-uSOM-MX P rev. Simplified schematics for SR-uSOM-MX i.mx based Micro-SOM. ssembly options naming convention. Some components in the schematics might have assembly option note near them, following are
HUMMINGBOARD2. Rev TITLE SHEET 02 SOM CONNECTORS, SYSTEM POWER SYSTEM, ETHERNET, UART USB, HDMI LVDS, MIPI, EMMC PCIE, SATA, RTC, IR, SSD
HUMMINGOR. PGE NO. ESRIPTION TITLE SHEET SOM ONNETORS, SYSTEM POWER SYSTEM, ETHERNET, URT US, HMI LVS, MIPI, EMM PIE, ST, RT, IR, SS UIO, MIKROUS,, N US. HU opyright (c) SolidRun ltd. Released under reative
core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103
core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S
KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.
lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,
Matrxi ARM mini PC (TBS2910)
oard Title Matrxi RM mini P (TS0) Functional lock iagram oc No 000 ate Wednesday, June, 0. / --> (These capacitors are part of i.mx R Power omain. They decouple pins shown on Page of these schematics)
Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.
PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)
Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE
LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE
Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.
R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H
Changed in Rev.3. Title. Revision: Size: A4 Number:
ontent:. R Memory. Nand Flash, I, SPI Memory, S card. Ethernet M. Ethernet Phy 0. Ethernet Phy. RS-, ebug RS-, User leds, Relay leds. N0, N, External RT. US, US power switch. L onnector, Expansion onnector,
PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.
R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument
VAR-AM35CustomBoard v2.3b. Revision History CONTENT
VR-Mustomoard v. ision History.0.0 dded Features: Port US omposite Video Out VR-SOM-xx Support VR-SOM-xx ssembly.0 VR-SOM-xx ssembly.. VR-SOM-Mxx ssembly option VR-SOM-xx ssembly ONTENT PGE NO. SHEMTI
Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.
Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT
Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
VAR-OM35CustomBoard v2.3 Revision History CONTENT
VR-OMustomoard v. ision History.0.0 dded Features: Port US omposite Video Out VR-SOM-xx Support VR-SOM-xx ssembly.0 VR-SOM-xx ssembly.. VR-SOM-Mxx ssembly option VR-SOM-xx ssembly ONTENT PGE NO. SHEMTI
Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11
Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &
COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT
LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP
S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.
Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T
J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
CONTENTS: REVISION HISTORY: NOTES:
ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry
05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0
0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM
5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1
JTG hain US to URT L RJ Socket PHY Micro S ard Socket HPS IO 空置 00-00 Soaseoard.(Final) PHY connect_.v V_EXT JTG_FPG_TO S_LK connect_.v SX IO N_RX connect_.v URT_TS URT_RTS RT_T S_ S_M S_T S_T S_T S_T0
B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND
R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER
FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate
#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N
P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,
RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10
I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0
SVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
Industrial IO Development Kit Block Diagram
REV ESRIPTION ER No INITILS TE //0 Industrial IO evelopment Kit lock iagram // 0 /0/ addressing parts obsolescence in Rev_ // depopulated R0 0 HL // Updated footprints for FM, updated reset circuit S //
For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!
JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z
DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35
V K R L FR nf nf Vcc E O MHZ_LK ENET_REF_LK ENET_MIO ENET_M MHZ_LK.K R Y OS_MHz LE_LK LE_SPEE LE_T nf is connected to P. ENET_TX ENET_TX ENET_RS ENET_RX ENET_RX ENET_REF_LK ENET_M ENET_MIO nf ENET_TX ENET_TX
EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface
EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P
THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia
MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia
OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP
MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER
Generated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND
+V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0
MSP430F16x Processor
MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_
USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2
INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.
ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B
IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN
VAR-DT8MCustomBoard Revision History CONTENT
VR-TMustomoard Revision History ocument arrier.0.0 INITIL.. st Release ONTT PGE NO. SHEMTI PGE 0. LOK IGRM 0. RT-MXM 0. POWER, RT, ORI 0. ETH, US, UIO,MIPI-SI 0. HMI, P 0. PIE, NN, URT G 0. US OTG, US
PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]
![PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]](/thumbs/87/96361917.jpg "PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]")
V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH
DOCUMENT NUMBER PAGE SECRET
OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0
A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch
opyright ERN. This documentation describes Open Hardware and is licensed under the ERN OHL v... You may redistribute and modify this under the terms of the ERN OHL v... (http://ohwr.org/ernohl). This documentation
Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.
EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO
ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
REVISION HISTORY. Schematics Index: Pine H64 Size Page name Rev A3
REVISION HISTORY Schematics Index: P0: REVISION HISTORY P0: LOK P0: POWER TREE P0: GPIO SSIGNMENT P0: SO P0: SO P0: LPR P0: POWER P0: NN-eMM P0: R-US-IR-SPIF P: KEY-LE-ETH-EUG P: V-HMI P :Euler e onnector
XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014
ON V_US M P GN SH SH US _WURTH_ R ZERO.JTN R US US R n N.K_P.KLTN Q U_, V_N TP SISTETN INRUSH IRUIT x Header_KN n N R ZERO.JTN ZERO.JTN Notes: o not install R if URT Vcc_Reg is connected to V (Vcc_US),.Uf,.V,
REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
NOTE: please place R8 close to J1
Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header
Renesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM
ustomer Notice:Linear Technology has made a best effort to and reliable operation in the actual application, omponent affect circuit performance or reliability. ontact Linear pplications Engineering for
CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H
V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H
Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header
esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use
MT9V128(SOC356) 63IBGA HB DEMO3 Card
MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex
HF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1
SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_
Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA
Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive
HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.
0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI
Power. Video out. LGDC Subsystem
Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]
AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45
ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII
XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches
0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack
Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS
+V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST
Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board
EFM Wonder Gecko MU Plugin oard Function Page History Rev. escription Front Page EFM Microcontroller Initial Version. Imported from GG MU Plugin oard. EFM Power EFM onnectors Signal ssignments # Signal
D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.
POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW
DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2
SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_
NOTES, UNLESS OTHERWISE SPECIFIED:
NOTES, UNLESS OTHERWISE SPEIFIE:. The netname "M_PPV" represents connection to the +.V digital power plane.. The symbol represents connection to the digital ground plane.. "Z" suffix on a signal name indicates
SBC-A62-J Reference Schematics
S--J Reference Schematics ISLIMER SEO SRL provides these schematics only in accordance to support the receiver company for its internal activities. The schematics are provided "S IS". SEO make no representations
RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT
J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-
Smart4418. # Revision , First Version : - Modified PMIC(U2) schematic - Add PWREN_SYS Output to P Add Q8, LIN2, RIN2.
Smart8 # Revision -, First Version - 608: - Modified PMI(U) schematic - dd PWREN_SYS Output to P.9 - dd Q8, LIN, RIN Smart8 Size ocument Number Rev 0.Title 608 ate: Friday, October, 06 Sheet of SYS_V [,,]
FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev Revisions & hange Log escription ate Initial raft Feb// pproved listair * MU Pin assignments changed for Feb// listair
Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
Page by Page Comparison
Page by Page omparison ocuments ompared b layer_netra_evm_dec_0_00.pdf LYER_NETR_EVM_JUN_0.pdf Summary page(s) differ To see where the changes are, please scroll down. POWER OMINS EVM_V0 VOLT INPUT FROM
USB INTERFACE PAGE 6 ADS4449/ADS58H40 INTERFACE CONNECTOR TO TSW1400 PAGE 7
POWER SUPPLY PGE US INTERFE PGE SM PGE THS PGE S/SH LMH PGE SM PGE PGES, & SM PGE THS PGE LMH PGE SM PGE INTERFE ONNETOR TO TSW PGE SH, S MP I/F RWN Y: JV SMITH -- ENGINEER: Q IHON -- Size ocument Number
[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M
![[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M](/thumbs/93/112429079.jpg "[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M")
R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN
3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)
NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This
8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32
REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V
REVISION HISTORY. Schematics Index:
REVISION HISTORY Schematics Index: P0: REVISION HISTORY P0: LOK P0: POWER TREE P0: GPIO SSIGNMENT P0: SO P0: SO P0: R x P0: POWER P0: NN-eMM P0: R-US-IR-MI P: HMI_OUT P: KEY-LE-ETH-EUG-IR P: GM P: EXT
VFWD. nlvdsrxe LVDSTXE FPGA_PLL CMCLK CBCLK. SSCK ncs MOSI CODEC. Sheet 2. nlvdsrxe LVDSTXE FPGA_PLL CMCLK CBCLK. SSCK ncs MOSI CDIN CBCLK SSCK MOSI
FPGA RF eck A[0..] A[0..] A[0..] MHZ MHZ Sheet 0MHZ MHZ 0MHZ MHZ LOKS 0MHZ MHZ Sheet OE Sheet A FPGA_ PWM[0..] USR[0..] A FPGA_ PWM[0..] USR[0..] A Sheet FPGA_ PWM[0..] USR[0..] opyright 00, Phil Harman,
FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13
Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister
CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
Audio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8
LC0,uF,uF R R 0uF 0uF uf R uf uf uh FOX_.000 uh 0uF 0uF R k DFU mode k 0uF KRMR SSSM TCM0 P0DT0G S PN0-S STMFX_ZIT C C0 C C C C C C C R R C C C C R C0 C C C L R0 IC L C C RD C0 C0 R0 P R C C0 C C C C TP
INDEX SCHEMATIC PAGE E be st Te ch C h o. C o. LTD
Riot board NEX SHEMT PGE 0.ONVER PGE 0 0. SHEMT HSTORY 0 0.System lock 0 0 Main Power 0 0 PM 0 0 PU Power 0 0 MXQ_SO_ 0 0 MXQ_SO_ 0 0 MXQ_SO_ 0 0 R 0 emm HM/TF RGM UO S/TF ard US Hub amera oot/urt esign
FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Revisions Initial raft ate 0/0/ pproved M. NORMN Release to production 0/0/ M. NORMN X hanges made
3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.
.V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+
Audio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8
LC0,uF,uF R R 0uF 0uF uf R uf uf uh FOX_.000 uh 0uF 0uF R k DFU mode k 0uF KRMR SSSM TCM0 P0DT0G S PN0-S STMFX_ZIT C C0 C C C C C C C R R C C C C R C0 C C C L R0 IC L C C RD C0 C0 R0 P R C C0 C C C C TP
X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies
Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested
ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]
![ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]](/thumbs/94/118080352.jpg "ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]")
U V_SYS ETIMER0_ET0 ETIMER0_ET SPI_S0* SPI_SK SPI_SOUT SPI_SIN FLEXPWM0_FULT0 SPI_S0* SPI_SK FLEXN_TX FLEXN_RX FLEXN0_TX FLEXN0_RX LIN0_TX LIN0_RX LK_OUT0 0_N0 0_N GPIO GPIO GPIO GPIO, _N0, _N, _N, _N
Dev Board for CC IMX28. Mechanicals Board Size should be 7 X 8 inches Group similar connections together (ENET, USB, UART, etc) H5 ANT1
0 S oard Size should be X inches roup similar connections together (NT, US, URT, etc) S URT T OUT NT Power Supplies TM US0 (OT) umpers and switches need to be organized in functional groups and labeled
General Description. Features. Kit Contents. MAX32660 EV System Photo
lick here for production status of specific part numbers. MX0 Evaluation System Evaluates: MX0 General escription The MX0 evaluation system offers a compact development platform that provides access to
XIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
Smart4418. Revision. 1512, First Version. Smart4418. Size Document Number Rev A3. 01.Title Date: Monday, March 07,
Smart8 Revision, First Version Smart8 Size ocument Number Rev 0.Title ate: Monday, March 07, 06 Sheet of SYS_V [,] [,] PWREN_SYS PWRKEY V_V SYS_V [] PMI_INT [,] GPIOE0/PMI_SL [,] GPIOE/PMI_S [,] NRESETIN
CPU AML8613 USB HOST JTAG KEY CARD Block RCA-3 AUDIO 2CH COAX OUTPUT. pin140/tms pin141/tdi pin142/tck pin143/tdo
R- VS/RG OX OUTPUT UIO H L/R UIO MPLIFIER R JTG L/R IE PU ML SPI FLSH WQ0/KHL0 (bit/bit/bit Option) SRM ML-TG/ ML-TG/ IN.V/. LO -. - MP0.V/00m.V/0m US HOST IR Remote in ard Reader (S/MM/MS) US HOST US
USB INTERFACE PAGE 6 INTERFACE CONNECTOR TO TSW1400 PAGE 7
POWER SUPPLY PGE US INTERFE PGE SM PGE THS PGE S/SH LMH PGE SM PGE PGES, & SM PGE THS PGE LMH PGE SM PGE INTERFE ONNETOR TO TSW PGE TI- Size ocument Number Rev RWN Y: JV SMITH -- LOK IGRM ENGINEER: Q IHON