EE260: Digital Design, Spring n Binary Addition. n Complement forms. n Subtraction. n Multiplication. n Inputs: A 0, B 0. n Boolean equations:
|
|
- Tamsyn Cross
- 5 years ago
- Views:
Transcription
1 EE260: Digital Desig, Sprig 2018 EE 260: Itroductio to Digital Desig Arithmetic Biary Additio Complemet forms Subtractio Multiplicatio Overview Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa 1-bit Adder Performs the additio of two biary bits. Four possible operatios: 0+0=0 0+1=1 1+0=1 1+1=10 Circuit implemetatio requires 2 outputs; oe to idicate the sum ad aother to idicate the carry. Performs 1-bit additio. Iputs: A 0, B 0 Half Adder Outputs: S 0, C 1 Idex idicates sigificace, 0 is for LSB ad 1 is for the ext higher sigificat bit. Boolea equatios: S 0 = A 0 B 0 +A 0 B 0 = A 0 Å B 0 C 1 = A 0 B 0 Truth Table A 0 B 0 S 0 C Half Adder (cot.) S 0 = A 0 B 0 +A 0 B 0 = A 0 Å B 0 C 1 = A 0 B 0 -bit Additio Desig a -bit biary adder which performs the additio of two -bit biary umbers ad geerates a -bit sum ad a carry out. Block Diagram Logic Diagram Example: Let =4 C 1 A 0 B 0 1 bit half adder A 0 B 0 S 0 C out C 3 C 2 C 1 C A 3 A 2 A 1 A B 3 B 2 B 1 B S 3 S 2 S 1 S S 0 C 1 This requires 3-bit additio! Chapter 8: Arithmetic 1
2 EE260: Digital Desig, Sprig 2018 Full Adder Full Adder (cot.) Full adder (for higher-order bit additio) Combiatioal circuit that performs the additios of 3 bits (two bits ad a carry-i bit) C i+1 A i B i 1 bit full adder S i C i The K-maps for C i+1 : S i : A i A i B i C i B i C i A i B i C i S i C i Full Adder (cot.) Boolea equatios: Full Adder (cot.) C i+1 = A i B i + A i C i + B i C i S i = A i B i C i + A i B i C i + A i B i C i + A i B i C i = A i Å B i Å C i You ca desig full adder circuit directly from the above equatios (requires 3 ANDs ad 1 OR for C i+1 ad 2 XORs for S i ) Ca we do better? Full Adder usig 2 Half Adders A full adder ca also be realized with two half adders ad a OR gate, sice C i+1 ca also be expressed as: C i+1 = A i B i + A i B i C i + A i B i C i = A i B i + (A i B i + A i B i )C i = A i B i + (Ai Å B i )C i ad S i = A i Å B i Å C i A i B i S i -bit Combiatioal Adders Perform parallel multi-bit additio Ripple Carry Adder Simple desig Time cosumig. Why? (you ll see i a bit!) Carry Lookahead Adder More complex tha ripple-carry adder Reduces circuit delay C i C i+1 Arithmetic PJF - 11 Chapter 8: Arithmetic 2
3 EE260: Digital Desig, Sprig bit Ripple Carry Adder Costructed usig 1-bit full adder blocks i parallel. Cascade the full adders so that the carry out from oe becomes the carry i to the ext higher bit positio. Example: 4-bit Ripple Carry Adder C 4 C3 C2 C1 C0 A3 A2 A1 A0 +B3 B2 B1 B S3 S2 S1 S0 Ripple Carry Adder Delay Circuit delay i a -bit ripple carry adder is determied by the delay o the carry path from the LSB (C 0 ) to the MSB (C ). Let the delay i a 1-bit FA be D. The, the delay of a -bit ripple carry adder is D. Carry Lookahead Adder Alterative desig for a combiatioal - bit adder. Practical desig with reduced delay at the expese of more complex hardware. Derived from a trasformatio of the ripple carry adder desig. Carry Lookahead Adder Desig From a FA, separate betwee carry geeratio (a ew carry sigal is geerated, i.e. C out =1) ad carry propagatio (a existig C i is propagated to C out ) Geerate: G i = A i B i : if 1, C i+1 =1 Propagate: P i = A i Å B i : if true, C i+1 = C i Full Adder (FA) Partial Full Adder (PFA) Carry Lookahead Adder Desig (cot.) A sigle bit of G/P logic does t help, but Cascaded G/P logic ca geerate the carry out of a block Bi Ai Ai Bi Si Ci+1 Ci Si Gi Pi Ci Chapter 8: Arithmetic 3
4 EE260: Digital Desig, Sprig 2018 Carry Lookahead Adder Desig (cot.) Carry Lookahead Adder (cot.) C i+1 = G i + P i C i PFA desig breaks S fuctioality apart from G/P fuctioality Does this (desig i previous slide) solve the log delay problem? No, carry out still ripples! Idea: use two levels of logic to geerate carry out of ay block C i i terms of carry i C 0 ad added bits A i ad B i Implemet: Block CLA Geerate/Propagate logic of a 4-bit CLA -- C 0 C -1 have a 2-gates delay C 1 = G 0 +P 0 C 0 C 2 = G 1 +P 1 C 1 = G 1 +P 1 (G 0 +P 0 C 0 ) = G 1 +P 1 G 0 +P 1 P 0 C 0 C 3 = G 2 + P 2 C 2 = G 2 +P 2 G 1 +P 2 P 1 G 0 +P 2 P 1 P 0 C 0 C 4 = G 3 +P 3 G 2 +P 3 P 2 G 1 +P 3 P 2 P 1 G 0 + P 3 P 2 P 1 P 0 C 0 = G P 0-3 C 0 Group carry geerate Group carry propagate Decimal Arithmetic Desig circuits that perform decimal additio, subtractio, Iput is i biary coded form, ex. BCD BCD Decimal Adder: Requires 8 iputs (4 bits per decimal umber) 5 outputs idicate the decimal sum ad the carry Remember BCD additio rules: Add 0110 to the sum if it is greater tha 1010 to correct the carry bit Biary Coded Decimal (BCD) Adder C = K + z3z2 + z3z1 C 0 K Added Added 4-bit biary adder z3 z2 z1 z0 4-bit biary adder S3 S2 S1 S0 BCD sum Chapter 8: Arithmetic 4
5 EE260: Digital Desig, Sprig 2018 Complemets There are 2 types of complemets for each base-r system: Radix (r s) complemet, ex. 2 s complemet ad 10 s complemet. Dimiished radix (r-1 s) complemet, ex. 1 s complemet ad 9 s complemet. We examie oly 2 s ad 1 s complemets for base 2. Same cocepts hold for other bases (ex. decimal). 2 s Complemet For a positive digit umber N 2 i biary, the 2's complemet, 2C(N 2 ), is give by: { 2C(N 2 ) = 2 -N 2, if > 0 0, if = 0 Example: N 2 =1010 2C(N 2 ) = 2 4 -N 2 = = Example: N 2 = C(N 2 ) = 2 5 -N 2 = = s Complemet (cot.) Here s a easier way to compute the 2 s complemet: 1. Leave all least sigificat 0 s ad first 1 uchaged. 2. Replace 0 with 1 ad 1 with 0 i all remaiig higher sigificat bits. Examples: N = 1010 N = s Complemet For a positive digit umber N 2 i biary, the 1's complemet, 1C(N 2 ), is give by: 1C(N 2 ) = (2-1) - N 2 Example: N 2 =011 1C(N 2 ) = (2 3-1)-N 2 = = Example: N 2 =1010 1C(N 2 ) = (2 4-1) - N 2 = = Observatio: 1 s complemet ca be derived by just complemetig all the bits i the umber. Observatio Subtractio with Complemets Compare 1 s complemet with 2 s complemet: 2 -N = [(2-1) - N] + 1 Thus, the 2 s complemet ca be obtaied by derivig the 1 s complemet ad addig 1 to it. Example: N = C(N) = 2 4 N = = C(N) = N = = 0110 à 2C(N) = 1C(N) + 1 = = 0111 To perform M-N = M+(-N), we may use a complemet form to represet the egative umber -N, ad perform a plai old additio. Need to be able to covert the result. Chapter 8: Arithmetic 5
6 EE260: Digital Desig, Sprig 2018 Subtractio with 2 s complemet If we use 2's complemets to represet egative umbers: 1. Form R I = M + 2C(N 2 ) = M + (2 -N) = M N If there is a ozero carry out of the additio, M N, so discard that carry ad the remaiig digits are the result R = M-N. 3. Otherwise, M < N, so take the 2 s complemet of R I (=2 - R I = 2 - (M N + 2 ) = N M), ad attach a mius sig i frot, i.e., the result R is -2C([R I ] 2 ) = -(N-M). Example A = (84 10 ), B = (67 10 ) Fid R = A-B: 2C(B) = (61 10 ) A+B = = Discard carry, R = (17 10 ) Fid R = B-A: 2C(A) = (44 10 ) B+A = = R = -2C(B+A) = (-17) Subtractio with 1 s complemet If we use 1's complemets to represet egative umbers: 1. Form R I = M + 1C(N 2 ) = M + (2-1-N) = M N If there is a ozero carry out of the additio, M N, so discard that carry ad add 1 to the remaiig digits. The result R = M-N. 3. Otherwise, M < N, so take the 1 s complemet of R I (=2-1 - R I = (M N + 2-1) = N M ), ad attach a mius sig i frot, i.e., the result R is -1C([R I ] 2 ) = -(N-M). Example A = (84 10 ), B = (67 10 ) Fid R = A-B: 1C(B) = (60 10 ) A+B = = Discard carry ad add 1, R = = (17 10 ) Fid R = B-A: 1C(A) = B+A = = R = -1C(B+A) = (-17) Biary Adder/Subtractors If we perform subtractio usig complemets, we elimiate the subtractio operatio, ad thus, ca use a adder with appropriate complemeter for subtractio. Actually, we ca use a adder for both additio ad subtractio: Complemet subtrahed for subtractio Do ot complemet subtrahed for additio Thus, to form a adder-subtractor circuit, we oly eed a selective complemeter ad a adder. Biary Adder/Subtractors (cot.) The subtractio A-B ca be performed by takig the 2's complemet of B ad addig to A. The 2's complemet of B ca be obtaied by complemetig B ad addig oe to the result. A-B = A + 2C(B) = A + 1C(B) + 1 = A + B + 1 Chapter 8: Arithmetic 6
7 EE260: Digital Desig, Sprig bit Biary Adder/Subtractor 4-bit Biary Adder/Subtractor (cot.) Whe S=0, the circuit performs A + B. The carry i is 0, ad the XOR gates simply pass B utouched. Whe S=1, the carry ito the least sigificat bit (LSB) is 1, ad B is complemeted (1 s complemet) prior to the additio; hece, the circuit adds to A the 1 s complemet of B plus 1 (from the carry ito the LSB). XOR gates act as programmable iverters 4-bit Biary Adder/Subtractor (cot.) 4-bit Biary Adder/Subtractor (cot.) S=0 S=1 B 3 B 2 B 1 B 0 0 B 3 B 2 B 1 B 0 1 S=0 selects additio S=1 selects subtractio 4-bit Biary Adder/Subtractor (cot.) Whe C 4 = 0 ad S=1 it meas that A < B ad we must correct the result R 3 R 0 (see slide 15). Thus, we must compute 2 s complemet of R 3 R 0 : Use a specialized 2 s complemet circuit or Use the 4-bit Adder/Subtractor agai, with A 3 A 0 =0000, B 3 B 0 =R 3 R 0, ad S=1. Siged Biary Numbers Siged-magitude system: Siged umbers are represeted usig the MSB of the biary umber to idicate the umber s sig: If MSB is 0 à umber is positive If MSB is 1 à umber is egative Do ot cofuse with usiged umbers! Chapter 8: Arithmetic 7
8 EE260: Digital Desig, Sprig 2018 Siged Biary Numbers (cot.) For example: is i usiged (- sig is implicit) i siged (- sig is idicated i MSB=1) Aother example: is i usiged i siged Siged Biary Numbers (cot.) To implemet siged-magitude additio ad subtractio we eed to separate the sig bit from the magitude bits, ad treat the magitude bits as a usiged umber (do correctio wheever ecessary). To avoid correctio, use the sigedcomplemet system. Siged-Complemet System The magitude of the egative umber is represeted i a complemet form (2 s or 1 s complemet). Ex.: Use 8-bits to represet ad is: i siged-magitude i siged-1 s complemet i siged-2 s complemet 9 10 is i ay of the above systems Siged-Magitude Additio-Subtractio To perform additio or subtractio of two umbers M ad N i siged-magitude, follow ordiary arithmetic rules: Same sigs: Add ad keep same sig. Differet sigs: Subtract N from M; if ed Borrow is 1, correct result by takig its 2 s complemet. Sig is egative. Example: M: , N: N is egative, so fid M-N = = , with ed borrow 1. This implies that M-N is a egative umber, so to correct fid its 2 s complemet Result is Siged-Complemet Additio Additio of two siged umbers, with egative oes represeted i siged-2 s complemet, is obtaied by addig the two umbers (icludig the sig bits). Carry out is discarded. Siged-Complemet Additio (cot.) Do ot get cofused readig egative umbers i siged-2 s complemet! Remember, if MSB is 1 the umber is egative ad you eed to fid the 2 s complemet of the magitude. Examples: (Assume 5-bit represetatios) (+10) (+10) (-10) (-10) (+5) (-5) (+5) (-5) (+15) (+5) (-5) (-15) Example: What s the decimal equivalet of ? Negative umber, sice MSB=1 Magitude = s complemet of magitude = The umber is Chapter 8: Arithmetic 8
9 EE260: Digital Desig, Sprig 2018 Siged-Complemet Subtractio Subtractio of two siged umbers, with egative oes represeted i siged-2 s complemet, is obtaied by takig the 2 s complemet of the subtrahed (icludig sig bit) ad add it to the miued. Discard carry out. Examples: (Assume 5-bit represetatios) (+10) (+10) (-10) (-10) (+5) (-5) (+5) (-5) (+10) (+10) (-10) (-10) (-5) (+5) (-5) (+5) (+5) (+15) (-15) (-5) The Overflow problem If the sum of two -bit umbers results i a +1 umber, the a overflow coditios is said to occur. Detectio of overflow ca be implemeted usig either hardware or software. Detectio depeds o umber system used: siged or usiged. Additio: The Overflow problem i Usiged System Whe Carry out is 1. Subtractio: Ca ever occur. Magitude of the result is always equal or smaller tha the larger of the two umbers. à Not REALLY a problem! The Overflow problem i Siged-2 s Complemet Remember that the MSB is the sig. But, the sig is also added! Thus, a carry out equal to 1 does ot ecessarily idicate overflow. Overflow ca occur ONLY whe both umbers have the same sig. This coditio ca be detected whe the carry out (C ) is differet tha the carry at the previous positio (C -1 ). The Overflow problem i Siged-2 s Complemet (cot.) Example 1: Let M=65 10 ad N=65 10 i a 8-bit siged-2 s complemet system. M = N = M+N = with C =0. This is clearly wrog! Brig C as the MSB to get ( ) which is correct, but requires 9-bits à overflow occurs. Example 2: Let M= ad N= i a 8-bit siged-2 s complemet system. M = N = M+N = with C =1. This is wrog agai! Brig C as the MSB to get ( ) which is correct, but also requires 9-bits à overflow occurs. Overflow Detectio i Siged-2 s Complemet Overflow coditios is detected by comparig the carry values ito ad out of the sig bit (C ad C -1 ). -bit Adder/Subtractor with Overflow Detectio Logic V C C +1 C -bit Adder/Subtractor C =1 idicates overflow coditio whe addig/subtr. usiged umbers. V=1 idicates overflow coditio whe addig/subtr. siged-2 s complemet umbers Chapter 8: Arithmetic 9
10 EE260: Digital Desig, Sprig 2018 Biary Multiplier Biary multiplicatio resembles decimal multiplicatio: -bit multiplicad is multiplied by each bit of the m- bit multiplier, startig from LSB, to form partial products. Each successive set of partial products is shifted 1 bit to the left. Derive result by additio the m rows of partial products. Example: Biary Multiplier (cot.) Multiplier A=A 1 A 0 ad multiplicad B=B 1 B 0 Fid C = AxB: B 1 B 0 x A 1 A 0 A 0 B 1 A 0 B 0 + A 1 B 1 A 1 B C 3 C 2 C 2 C Biary Multiplier Circuit 2-bit by 2-bit multiplier Biary Multiplier Circuit 4-bit by 3-bit multiplier 4 bit by 3 bit yields a 7 bit result Half Adders are Sufficiet sice there is o Carry-i i additio to the two iputs to sum Arithmetic Chapter 8: Arithmetic 10
EE260: Digital Design, Spring n MUX Gate n Rudimentary functions n Binary Decoders. n Binary Encoders n Priority Encoders
EE260: Digital Desig, Sprig 2018 EE 260: Itroductio to Digital Desig MUXs, Ecoders, Decoders Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Overview of Ecoder ad Decoder MUX Gate
More informationCombinational Logic Design Arithmetic Functions and Circuits
Combinational Logic Design Arithmetic Functions and Circuits Overview Binary Addition Half Adder Full Adder Ripple Carry Adder Carry Look-ahead Adder Binary Subtraction Binary Subtractor Binary Adder-Subtractor
More informationArithmetic Circuits. (Part I) Randy H. Katz University of California, Berkeley. Spring 2007
rithmetic Circuits (Part I) Rady H. Katz Uiversity of Califoria, erkeley prig 27 Lecture #23: rithmetic Circuits- Motivatio rithmetic circuits are excellet examples of comb. logic desig Time vs. pace Trade-offs
More informationArithmetic Circuits. (Part I) Randy H. Katz University of California, Berkeley. Spring Time vs. Space Trade-offs. Arithmetic Logic Units
rithmetic rcuits (art I) Rady H. Katz Uiversity of Califoria, erkeley otivatio rithmetic circuits are excellet examples of comb. logic desig Time vs. pace Trade-offs Doig thigs fast requires more logic
More informationOverview EECS Components and Design Techniques for Digital Systems. Lec 15 Addition, Subtraction, and Negative Numbers. Positional Notation
Overview EEC 5 Compoets ad Desig Techiques for Digital ystems Lec 5 dditio, ubtractio, ad Negative Numbers David Culler Electrical Egieerig ad Computer cieces Uiversity of Califoria, erkeley Recall basic
More informationNumber Representation
Number Represetatio 1 Number System :: The Basics We are accustomed to usig the so-called decimal umber system Te digits :: 0,1,2,3,4,5,6,7,8,9 Every digit positio has a weight which is a power of 10 Base
More informationChapter 9 Computer Design Basics
Logic ad Computer Desig Fudametals Chapter 9 Computer Desig Basics Part 1 Datapaths Overview Part 1 Datapaths Itroductio Datapath Example Arithmetic Logic Uit (ALU) Shifter Datapath Represetatio Cotrol
More informationEE260: Digital Design, Spring n Binary logic and Gates n Boolean Algebra. n Basic Properties n Algebraic Manipulation
EE26: Digital Desig, Sprig 28 2-Ja-8 EE 26: Itroductio to Digital Desig Boolea lgebra: Logic Represetatios ad alysis Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Overview Biary
More information6.003 Homework #3 Solutions
6.00 Homework # Solutios Problems. Complex umbers a. Evaluate the real ad imagiary parts of j j. π/ Real part = Imagiary part = 0 e Euler s formula says that j = e jπ/, so jπ/ j π/ j j = e = e. Thus the
More informationCarry Look Ahead Adders
Carry Look Ahead Adders Lesson Objectives: The objectives of this lesson are to learn about: 1. Carry Look Ahead Adder circuit. 2. Binary Parallel Adder/Subtractor circuit. 3. BCD adder circuit. 4. Binary
More informationLESSON 2: SIMPLIFYING RADICALS
High School: Workig with Epressios LESSON : SIMPLIFYING RADICALS N.RN.. C N.RN.. B 5 5 C t t t t t E a b a a b N.RN.. 4 6 N.RN. 4. N.RN. 5. N.RN. 6. 7 8 N.RN. 7. A 7 N.RN. 8. 6 80 448 4 5 6 48 00 6 6 6
More informationChapter 5 Arithmetic Circuits
Chapter 5 Arithmetic Circuits SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 11, 2016 Table of Contents 1 Iterative Designs 2 Adders 3 High-Speed
More informationCHAPTER XI DATAPATH ELEMENTS
CHAPTER XI- CHAPTER XI CHAPTER XI READ REE-DOC ON COURSE WEBPAGE CHAPTER XI-2 INTRODUCTION -INTRODUCTION So far we have discussed may small compoets ad buildig blocks. Oe fial step i our buildig blocks
More informationActivity 3: Length Measurements with the Four-Sided Meter Stick
Activity 3: Legth Measuremets with the Four-Sided Meter Stick OBJECTIVE: The purpose of this experimet is to study errors ad the propagatio of errors whe experimetal data derived usig a four-sided meter
More informationInternal Information Representation and Processing
Iteral Iformatio Represetatio ad Processig CSCE 16 - Fudametals of Computer Sciece Dr. Awad Khalil Computer Sciece & Egieerig Departmet The America Uiversity i Cairo Decimal Number System We are used to
More informationLogic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits
Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block
More informationAnnotations to the assignments and the solution sheet. Note the following points
WS 26/7 Trial Exam: Fudametals of Computer Egieerig Seite: Aotatios to the assigmets ad the solutio sheet This is a multiple choice examiatio, that meas: Solutio approaches are ot assessed. For each sub-task
More informationMidterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.
Announcements Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two. Chapter 5 1 Chapter 3: Part 3 Arithmetic Functions Iterative combinational circuits
More informationBinary addition by hand. Adding two bits
Chapter 3 Arithmetic is the most basic thing you can do with a computer We focus on addition, subtraction, multiplication and arithmetic-logic units, or ALUs, which are the heart of CPUs. ALU design Bit
More informationCOE 202: Digital Logic Design Combinational Circuits Part 2. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Combinational Circuits Part 2 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Arithmetic Circuits Adder Subtractor Carry Look Ahead Adder
More informationMatrix Algebra 2.2 THE INVERSE OF A MATRIX Pearson Education, Inc.
2 Matrix Algebra 2.2 THE INVERSE OF A MATRIX MATRIX OPERATIONS A matrix A is said to be ivertible if there is a matrix C such that CA = I ad AC = I where, the idetity matrix. I = I I this case, C is a
More informationInverse Matrix. A meaning that matrix B is an inverse of matrix A.
Iverse Matrix Two square matrices A ad B of dimesios are called iverses to oe aother if the followig holds, AB BA I (11) The otio is dual but we ofte write 1 B A meaig that matrix B is a iverse of matrix
More information7. Modern Techniques. Data Encryption Standard (DES)
7. Moder Techiques. Data Ecryptio Stadard (DES) The objective of this chapter is to illustrate the priciples of moder covetioal ecryptio. For this purpose, we focus o the most widely used covetioal ecryptio
More informationChapter 9 Computer Design Basics
Logic ad Computer Desig Fudametals Chapter 9 Computer Desig asics Part Datapaths Charles Kime & Thomas Kamiski 008 Pearso Educatio, Ic. (Hyperliks are active i View Show mode) Overview Part Datapaths Itroductio
More informationModule 5 EMBEDDED WAVELET CODING. Version 2 ECE IIT, Kharagpur
Module 5 EMBEDDED WAVELET CODING Versio ECE IIT, Kharagpur Lesso 4 SPIHT algorithm Versio ECE IIT, Kharagpur Istructioal Objectives At the ed of this lesso, the studets should be able to:. State the limitatios
More informationSNAP Centre Workshop. Basic Algebraic Manipulation
SNAP Cetre Workshop Basic Algebraic Maipulatio 8 Simplifyig Algebraic Expressios Whe a expressio is writte i the most compact maer possible, it is cosidered to be simplified. Not Simplified: x(x + 4x)
More informationPROPERTIES OF THE POSITIVE INTEGERS
PROPERTIES OF THE POSITIVE ITEGERS The first itroductio to mathematics occurs at the pre-school level ad cosists of essetially coutig out the first te itegers with oe s figers. This allows the idividuals
More informationANALYSIS OF EXPERIMENTAL ERRORS
ANALYSIS OF EXPERIMENTAL ERRORS All physical measuremets ecoutered i the verificatio of physics theories ad cocepts are subject to ucertaities that deped o the measurig istrumets used ad the coditios uder
More information6.003: Signals and Systems. Feedback, Poles, and Fundamental Modes
6.003: Sigals ad Systems Feedback, Poles, ad Fudametal Modes February 9, 2010 Last Time: Multiple Represetatios of DT Systems Verbal descriptios: preserve the ratioale. To reduce the umber of bits eeded
More informationCS284A: Representations and Algorithms in Molecular Biology
CS284A: Represetatios ad Algorithms i Molecular Biology Scribe Notes o Lectures 3 & 4: Motif Discovery via Eumeratio & Motif Represetatio Usig Positio Weight Matrix Joshua Gervi Based o presetatios by
More informationZeros of Polynomials
Math 160 www.timetodare.com 4.5 4.6 Zeros of Polyomials I these sectios we will study polyomials algebraically. Most of our work will be cocered with fidig the solutios of polyomial equatios of ay degree
More informationProblem 01 X Y. Logic Testbank. Problem. Problems. Problem 1:
This documet was created by me but that does t mea that I ow this cotet, so I m just sharig it like ayoe else would do, good luck - Sa'eed wad roblems roblem 01 roblem Logic Testbak roblem 1: 4-to-1 MUX,
More informationTheorem: Let A n n. In this case that A does reduce to I, we search for A 1 as the solution matrix X to the matrix equation A X = I i.e.
Theorem: Let A be a square matrix The A has a iverse matrix if ad oly if its reduced row echelo form is the idetity I this case the algorithm illustrated o the previous page will always yield the iverse
More informationChapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.
Chapter 4 Dr. Panos Nasiopoulos Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. Sequential: In addition, they include storage elements Combinational
More information1. By using truth tables prove that, for all statements P and Q, the statement
Author: Satiago Salazar Problems I: Mathematical Statemets ad Proofs. By usig truth tables prove that, for all statemets P ad Q, the statemet P Q ad its cotrapositive ot Q (ot P) are equivalet. I example.2.3
More information6 Integers Modulo n. integer k can be written as k = qn + r, with q,r, 0 r b. So any integer.
6 Itegers Modulo I Example 2.3(e), we have defied the cogruece of two itegers a,b with respect to a modulus. Let us recall that a b (mod ) meas a b. We have proved that cogruece is a equivalece relatio
More informationComplex Number Theory without Imaginary Number (i)
Ope Access Library Joural Complex Number Theory without Imagiary Number (i Deepak Bhalchadra Gode Directorate of Cesus Operatios, Mumbai, Idia Email: deepakm_4@rediffmail.com Received 6 July 04; revised
More informationEE 505. Lecture 29. ADC Design. Oversampled
EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At
More informationRound-off Errors and Computer Arithmetic - (1.2)
Roud-off Errors ad Comuter Arithmetic - (1.) 1. Roud-off Errors: Roud-off errors is roduced whe a calculator or comuter is used to erform real umber calculatios. That is because the arithmetic erformed
More informationKNOWLEDGE OF NUMBER SENSE, CONCEPTS, AND OPERATIONS
DOMAIN I. COMPETENCY.0 MATHEMATICS KNOWLEDGE OF NUMBER SENSE, CONCEPTS, AND OPERATIONS Skill. Apply ratio ad proportio to solve real-world problems. A ratio is a compariso of umbers. If a class had boys
More informationCHAPTER I: Vector Spaces
CHAPTER I: Vector Spaces Sectio 1: Itroductio ad Examples This first chapter is largely a review of topics you probably saw i your liear algebra course. So why cover it? (1) Not everyoe remembers everythig
More informationDiscrete-Time Systems, LTI Systems, and Discrete-Time Convolution
EEL5: Discrete-Time Sigals ad Systems. Itroductio I this set of otes, we begi our mathematical treatmet of discrete-time s. As show i Figure, a discrete-time operates or trasforms some iput sequece x [
More information10.2 Infinite Series Contemporary Calculus 1
10. Ifiite Series Cotemporary Calculus 1 10. INFINITE SERIES Our goal i this sectio is to add together the umbers i a sequece. Sice it would take a very log time to add together the ifiite umber of umbers,
More informationLecture 3: Divide and Conquer: Fast Fourier Transform
Lecture 3: Divide ad Coquer: Fast Fourier Trasform Polyomial Operatios vs. Represetatios Divide ad Coquer Algorithm Collapsig Samples / Roots of Uity FFT, IFFT, ad Polyomial Multiplicatio Polyomial operatios
More informationCS537. Numerical Analysis and Computing
CS57 Numerical Aalysis ad Computig Lecture Locatig Roots o Equatios Proessor Ju Zhag Departmet o Computer Sciece Uiversity o Ketucky Leigto KY 456-6 Jauary 9 9 What is the Root May physical system ca be
More informationChapter 13, Part A Analysis of Variance and Experimental Design
Slides Prepared by JOHN S. LOUCKS St. Edward s Uiversity Slide 1 Chapter 13, Part A Aalysis of Variace ad Eperimetal Desig Itroductio to Aalysis of Variace Aalysis of Variace: Testig for the Equality of
More informationCOMPARISON OF FPGA IMPLEMENTATION OF THE MOD M REDUCTION
Lati America Applied Research 37:93-97 (2007) COMPARISON OF FPGA IMPLEMENTATION OF THE MOD M REDUCTION J-P. DESCHAMPS ad G. SUTTER Escola Tècica Superior d Egiyeria, Uiversitat Rovira i Virgili, Tarragoa,
More informationRandomized Algorithms I, Spring 2018, Department of Computer Science, University of Helsinki Homework 1: Solutions (Discussed January 25, 2018)
Radomized Algorithms I, Sprig 08, Departmet of Computer Sciece, Uiversity of Helsiki Homework : Solutios Discussed Jauary 5, 08). Exercise.: Cosider the followig balls-ad-bi game. We start with oe black
More informationMatrices and vectors
Oe Matrices ad vectors This book takes for grated that readers have some previous kowledge of the calculus of real fuctios of oe real variable It would be helpful to also have some kowledge of liear algebra
More informationFilter banks. Separately, the lowpass and highpass filters are not invertible. removes the highest frequency 1/ 2and
Filter bas Separately, the lowpass ad highpass filters are ot ivertible T removes the highest frequecy / ad removes the lowest frequecy Together these filters separate the sigal ito low-frequecy ad high-frequecy
More information1 Summary: Binary and Logic
1 Summary: Biary ad Logic Biary Usiged Represetatio : each 1-bit is a power of two, the right-most is for 2 0 : 0110101 2 = 2 5 + 2 4 + 2 2 + 2 0 = 32 + 16 + 4 + 1 = 53 10 Usiged Rage o bits is [0...2
More informationCS161: Algorithm Design and Analysis Handout #10 Stanford University Wednesday, 10 February 2016
CS161: Algorithm Desig ad Aalysis Hadout #10 Staford Uiversity Wedesday, 10 February 2016 Lecture #11: Wedesday, 10 February 2016 Topics: Example midterm problems ad solutios from a log time ago Sprig
More informationAnalysis of Experimental Measurements
Aalysis of Experimetal Measuremets Thik carefully about the process of makig a measuremet. A measuremet is a compariso betwee some ukow physical quatity ad a stadard of that physical quatity. As a example,
More informationSome Explicit Formulae of NAF and its Left-to-Right. Analogue Based on Booth Encoding
Vol.7, No.6 (01, pp.69-74 http://dx.doi.org/10.1457/ijsia.01.7.6.7 Some Explicit Formulae of NAF ad its Left-to-Right Aalogue Based o Booth Ecodig Dog-Guk Ha, Okyeo Yi, ad Tsuyoshi Takagi Kookmi Uiversity,
More informationOverview. Arithmetic circuits. Binary half adder. Binary full adder. Last lecture PLDs ROMs Tristates Design examples
Overview rithmetic circuits Last lecture PLDs ROMs Tristates Design examples Today dders Ripple-carry Carry-lookahead Carry-select The conclusion of combinational logic!!! General-purpose building blocks
More informationProperties and Tests of Zeros of Polynomial Functions
Properties ad Tests of Zeros of Polyomial Fuctios The Remaider ad Factor Theorems: Sythetic divisio ca be used to fid the values of polyomials i a sometimes easier way tha substitutio. This is show by
More informationDESIGN AND IMPLEMENTATION OF IMPROVED AREA EFFICIENT WEIGHTED MODULO 2N+1 ADDER DESIGN
ARPN Joural of Egieerig ad Applied Scieces 2006-204 Asia Research Publishig Network (ARPN). All rights reserved. www.arpjourals.com DESIGN AND IMPLEMENTATION OF IMPROVED AREA EFFICIENT WEIGHTED MODULO
More informationCS 332: Algorithms. Linear-Time Sorting. Order statistics. Slide credit: David Luebke (Virginia)
1 CS 332: Algorithms Liear-Time Sortig. Order statistics. Slide credit: David Luebke (Virgiia) Quicksort: Partitio I Words Partitio(A, p, r): Select a elemet to act as the pivot (which?) Grow two regios,
More informationRecurrence Relations
Recurrece Relatios Aalysis of recursive algorithms, such as: it factorial (it ) { if (==0) retur ; else retur ( * factorial(-)); } Let t be the umber of multiplicatios eeded to calculate factorial(). The
More informationSect 5.3 Proportions
Sect 5. Proportios Objective a: Defiitio of a Proportio. A proportio is a statemet that two ratios or two rates are equal. A proportio takes a form that is similar to a aalogy i Eglish class. For example,
More informationChimica Inorganica 3
himica Iorgaica Irreducible Represetatios ad haracter Tables Rather tha usig geometrical operatios, it is ofte much more coveiet to employ a ew set of group elemets which are matrices ad to make the rule
More informationDESCRIPTION OF THE SYSTEM
Sychroous-Serial Iterface for absolute Ecoders SSI 1060 BE 10 / 01 DESCRIPTION OF THE SYSTEM TWK-ELEKTRONIK GmbH D-001 Düsseldorf PB 1006 Heirichstr. Tel +9/11/6067 Fax +9/11/6770 e-mail: ifo@twk.de Page
More informationChapter 4. Fourier Series
Chapter 4. Fourier Series At this poit we are ready to ow cosider the caoical equatios. Cosider, for eample the heat equatio u t = u, < (4.) subject to u(, ) = si, u(, t) = u(, t) =. (4.) Here,
More informationBayesian Methods: Introduction to Multi-parameter Models
Bayesia Methods: Itroductio to Multi-parameter Models Parameter: θ = ( θ, θ) Give Likelihood p(y θ) ad prior p(θ ), the posterior p proportioal to p(y θ) x p(θ ) Margial posterior ( θ, θ y) is Iterested
More informationn m CHAPTER 3 RATIONAL EXPONENTS AND RADICAL FUNCTIONS 3-1 Evaluate n th Roots and Use Rational Exponents Real nth Roots of a n th Root of a
CHAPTER RATIONAL EXPONENTS AND RADICAL FUNCTIONS Big IDEAS: 1) Usig ratioal expoets ) Performig fuctio operatios ad fidig iverse fuctios ) Graphig radical fuctios ad solvig radical equatios Sectio: Essetial
More informationEE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.
EE 260: Introduction to Digital Design Number Systems Yao Zheng Department of Electrical Engineering University of Hawaiʻi at Mānoa Overview n Digital Computers n Number Systems n Representations n Conversions
More informationInfinite Sequences and Series
Chapter 6 Ifiite Sequeces ad Series 6.1 Ifiite Sequeces 6.1.1 Elemetary Cocepts Simply speakig, a sequece is a ordered list of umbers writte: {a 1, a 2, a 3,...a, a +1,...} where the elemets a i represet
More information3.2 Properties of Division 3.3 Zeros of Polynomials 3.4 Complex and Rational Zeros of Polynomials
Math 60 www.timetodare.com 3. Properties of Divisio 3.3 Zeros of Polyomials 3.4 Complex ad Ratioal Zeros of Polyomials I these sectios we will study polyomials algebraically. Most of our work will be cocered
More informationCHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION
Fudmetls of Logic Desig Chp. CHAPTE /9 INTODUCTION NUMBE SYSTEMS AND CONVESION This chpter i the book icludes: Objectives Study Guide. Digitl Systems d Switchig Circuits. Number Systems d Coversio. Biry
More informationEigenvalues and Eigenvectors
5 Eigevalues ad Eigevectors 5.3 DIAGONALIZATION DIAGONALIZATION Example 1: Let. Fid a formula for A k, give that P 1 1 = 1 2 ad, where Solutio: The stadard formula for the iverse of a 2 2 matrix yields
More informationECE 308 Discrete-Time Signals and Systems
ECE 38-5 ECE 38 Discrete-Time Sigals ad Systems Z. Aliyazicioglu Electrical ad Computer Egieerig Departmet Cal Poly Pomoa ECE 38-5 1 Additio, Multiplicatio, ad Scalig of Sequeces Amplitude Scalig: (A Costat
More informationChapter 2 The Solution of Numerical Algebraic and Transcendental Equations
Chapter The Solutio of Numerical Algebraic ad Trascedetal Equatios Itroductio I this chapter we shall discuss some umerical methods for solvig algebraic ad trascedetal equatios. The equatio f( is said
More informationU8L1: Sec Equations of Lines in R 2
MCVU U8L: Sec. 8.9. Equatios of Lies i R Review of Equatios of a Straight Lie (-D) Cosider the lie passig through A (-,) with slope, as show i the diagram below. I poit slope form, the equatio of the lie
More informationEE / EEE SAMPLE STUDY MATERIAL. GATE, IES & PSUs Signal System. Electrical Engineering. Postal Correspondence Course
Sigal-EE Postal Correspodece Course 1 SAMPLE STUDY MATERIAL Electrical Egieerig EE / EEE Postal Correspodece Course GATE, IES & PSUs Sigal System Sigal-EE Postal Correspodece Course CONTENTS 1. SIGNAL
More informationDigital Logic and Design (Course Code: EE222) Lecture 0 3: Digital Electronics Fundamentals
Idia Istitute of Techology Jodhpur, Year 208 209 Digital Logic ad Desig (Course Code: EE222) Lecture 0 3: Digital Electroics Fudametals Course Istructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.i
More informationChapter Vectors
Chapter 4. Vectors fter readig this chapter you should be able to:. defie a vector. add ad subtract vectors. fid liear combiatios of vectors ad their relatioship to a set of equatios 4. explai what it
More informationP1 Chapter 8 :: Binomial Expansion
P Chapter 8 :: Biomial Expasio jfrost@tiffi.kigsto.sch.uk www.drfrostmaths.com @DrFrostMaths Last modified: 6 th August 7 Use of DrFrostMaths for practice Register for free at: www.drfrostmaths.com/homework
More informationRADICAL EXPRESSION. If a and x are real numbers and n is a positive integer, then x is an. n th root theorems: Example 1 Simplify
Example 1 Simplify 1.2A Radical Operatios a) 4 2 b) 16 1 2 c) 16 d) 2 e) 8 1 f) 8 What is the relatioship betwee a, b, c? What is the relatioship betwee d, e, f? If x = a, the x = = th root theorems: RADICAL
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Adders 2 Circuit Delay Transistors have instrinsic resistance and capacitance
More information6.111 Lecture 6 Today: 1.Blocking vs. non-blocking assignments 2.Single clock synchronous circuits 3.Finite State Machines
6. Lecture 6 Today:.Blockig vs. o-blockig assigmets 2.Sigle clock sychroous circuits 3.Fiite State Machies 6. Fall 25 Lecture 6, Slide I. Blockig vs. Noblockig Assigmets Coceptual eed for two kids of assigmet
More informationTHE ASYMPTOTIC COMPLEXITY OF MATRIX REDUCTION OVER FINITE FIELDS
THE ASYMPTOTIC COMPLEXITY OF MATRIX REDUCTION OVER FINITE FIELDS DEMETRES CHRISTOFIDES Abstract. Cosider a ivertible matrix over some field. The Gauss-Jorda elimiatio reduces this matrix to the idetity
More informationChapter 22. Comparing Two Proportions. Copyright 2010 Pearson Education, Inc.
Chapter 22 Comparig Two Proportios Copyright 2010 Pearso Educatio, Ic. Comparig Two Proportios Comparisos betwee two percetages are much more commo tha questios about isolated percetages. Ad they are more
More informationSCALING OF NUMBERS IN RESIDUE ARITHMETIC WITH THE FLEXIBLE SELECTION OF SCALING FACTOR
POZNAN UNIVE RSITY OF TE CHNOLOGY ACADE MIC JOURNALS No 76 Electrical Egieerig 203 Zeo ULMAN* Macie CZYŻAK* Robert SMYK* SCALING OF NUMBERS IN RESIDUE ARITHMETIC WITH THE FLEXIBLE SELECTION OF SCALING
More informationSTA Learning Objectives. Population Proportions. Module 10 Comparing Two Proportions. Upon completing this module, you should be able to:
STA 2023 Module 10 Comparig Two Proportios Learig Objectives Upo completig this module, you should be able to: 1. Perform large-sample ifereces (hypothesis test ad cofidece itervals) to compare two populatio
More informationLast time, we talked about how Equation (1) can simulate Equation (2). We asserted that Equation (2) can also simulate Equation (1).
6896 Quatum Complexity Theory Sept 23, 2008 Lecturer: Scott Aaroso Lecture 6 Last Time: Quatum Error-Correctio Quatum Query Model Deutsch-Jozsa Algorithm (Computes x y i oe query) Today: Berstei-Vazirii
More informationMAT1026 Calculus II Basic Convergence Tests for Series
MAT026 Calculus II Basic Covergece Tests for Series Egi MERMUT 202.03.08 Dokuz Eylül Uiversity Faculty of Sciece Departmet of Mathematics İzmir/TURKEY Cotets Mootoe Covergece Theorem 2 2 Series of Real
More informationChapter 10: Power Series
Chapter : Power Series 57 Chapter Overview: Power Series The reaso series are part of a Calculus course is that there are fuctios which caot be itegrated. All power series, though, ca be itegrated because
More informationSequences A sequence of numbers is a function whose domain is the positive integers. We can see that the sequence
Sequeces A sequece of umbers is a fuctio whose domai is the positive itegers. We ca see that the sequece 1, 1, 2, 2, 3, 3,... is a fuctio from the positive itegers whe we write the first sequece elemet
More information6.3 Testing Series With Positive Terms
6.3. TESTING SERIES WITH POSITIVE TERMS 307 6.3 Testig Series With Positive Terms 6.3. Review of what is kow up to ow I theory, testig a series a i for covergece amouts to fidig the i= sequece of partial
More information14:332:231 DIGITAL LOGIC DESIGN
4:332:23 DIGITAL LOGIC DEIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall 23 Lecture #4: Adders, ubtracters, and ALUs Vector Binary Adder [Wakerly 4 th Ed., ec. 6., p. 474] ingle
More informationRoberto s Notes on Series Chapter 2: Convergence tests Section 7. Alternating series
Roberto s Notes o Series Chapter 2: Covergece tests Sectio 7 Alteratig series What you eed to kow already: All basic covergece tests for evetually positive series. What you ca lear here: A test for series
More informationChapter 2 Modulo Addition and Subtraction
Chapter 2 Modulo Additio ad Subtractio I this Chapter, the basic operatios of modulo additio ad subtractio are cosidered. Both the cases of geeral moduli ad specific moduli of the form 2 1ad2 + 1 are cosidered
More informationLinear time invariant systems
Liear time ivariat systems Alejadro Ribeiro Dept. of Electrical ad Systems Egieerig Uiversity of Pesylvaia aribeiro@seas.upe.edu http://www.seas.upe.edu/users/~aribeiro/ February 25, 2016 Sigal ad Iformatio
More informationFortgeschrittene Datenstrukturen Vorlesung 11
Fortgeschrittee Datestruture Vorlesug 11 Schriftführer: Marti Weider 19.01.2012 1 Succict Data Structures (ctd.) 1.1 Select-Queries A slightly differet approach, compared to ra, is used for select. B represets
More informationECEN 655: Advanced Channel Coding Spring Lecture 7 02/04/14. Belief propagation is exact on tree-structured factor graphs.
ECEN 655: Advaced Chael Codig Sprig 014 Prof. Hery Pfister Lecture 7 0/04/14 Scribe: Megke Lia 1 4-Cycles i Gallager s Esemble What we already kow: Belief propagatio is exact o tree-structured factor graphs.
More informationCSEE 3827: Fundamentals of Computer Systems. Combinational Circuits
CSEE 3827: Fundamentals of Computer Systems Combinational Circuits Outline (M&K 3., 3.3, 3.6-3.9, 4.-4.2, 4.5, 9.4) Combinational Circuit Design Standard combinational circuits enabler decoder encoder
More information(3) If you replace row i of A by its sum with a multiple of another row, then the determinant is unchanged! Expand across the i th row:
Math 50-004 Tue Feb 4 Cotiue with sectio 36 Determiats The effective way to compute determiats for larger-sized matrices without lots of zeroes is to ot use the defiitio, but rather to use the followig
More informationACCESS TO SCIENCE, ENGINEERING AND AGRICULTURE: MATHEMATICS 1 MATH00030 SEMESTER / Statistics
ACCESS TO SCIENCE, ENGINEERING AND AGRICULTURE: MATHEMATICS 1 MATH00030 SEMESTER 1 018/019 DR. ANTHONY BROWN 8. Statistics 8.1. Measures of Cetre: Mea, Media ad Mode. If we have a series of umbers the
More informationA widely used display of protein shapes is based on the coordinates of the alpha carbons - - C α
Nice plottig of proteis: I A widely used display of protei shapes is based o the coordiates of the alpha carbos - - C α -s. The coordiates of the C α -s are coected by a cotiuous curve that roughly follows
More informationLesson 10: Limits and Continuity
www.scimsacademy.com Lesso 10: Limits ad Cotiuity SCIMS Academy 1 Limit of a fuctio The cocept of limit of a fuctio is cetral to all other cocepts i calculus (like cotiuity, derivative, defiite itegrals
More information